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Generating Irregular Data-stream Accelerators:
Methodology and Applications
Maysam Lavasani, Ph.D.
The University of Texas at Austin, 2015
Supervisor: Derek Chiou
This thesis presents Gorilla++, a language and a compiler for gener-
ating customized hardware accelerators that process input streams of data.
Gorilla++ uses a hierarchical programming model with sequential engines run
in parallel and communicate through FIFO interfaces. It also incorporates
oﬄoad and lock constructs in the language to support safe accesses to global
resources.
Beside conventional compiler optimizations for regular streaming, the
programming model opens up new optimization opportunities including (i)
multi-threading to share computation resources by different execution con-
texts inside an engine, (ii) oﬄoad-sharing to share resources between different
engines, and (iii) pipe-oﬄoading to pipeline part of a computation that is not
efficiently pipelinable as a whole.
Due to the dynamic nature of Gorilla++ target applications, closed-
form formulations are not sufficient for exploring the design space of accel-
erators. Instead, the design space is explored iteratively using a rule-based
refinement process. In each iteration, the rules capture inefficiencies in the
design, either bottlenecks or under-utilized resources, and change the design
to eliminate the inefficiencies.
vii
Gorilla++ is evaluated by generating a set of FPGA-based network-
ing and big-data accelerators. The experimental results demonstrate (i) the
expressiveness and generality of Gorilla++ language, (ii) the effectiveness of
Gorilla++ compiler optimizations, and (iii) the improvement in the design
space exploration (DSE) using rule-based refinement process.
viii
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Chapter 1
Introduction
At the time of writing this thesis, one of the major challenges in infor-
mation and communication industry is dealing with the large amount of data,
generated from social applications, sensor applications, business automation
systems, interactive multi-media systems, and security applications. This is
known as big-data phenomenon. According to IBM [39], 1.8 zeta bytes of
data were generated in 2011, and is doubling every year. Such a large amount
of data requires higher performance data center infrastructure from network-
ing, to storage, to computation. Consequently, big-data applications are one
of the major growth drivers of the server class, microprocessor market.
In a general-purpose microprocessor, the overhead of instruction pro-
cessing is much higher than the actual operations performed by each instruc-
tion. This overhead includes the necessary steps to fetch and decode the
instructions, provide required operands for the instructions, and perform the
necessary bookkeeping to ensure correctness when multiple instructions are
executing in the microprocessor. Application-specific hardware, also known as
accelerators, are faster and lower in power consumption than general-purpose
processors because they eliminate most of the overhead of a general purpose
processor [17, 28, 33]. As the result, using accelerators for emerging applica-
tions is an active area of research. Although fixed-function accelerators are
more energy efficient than software running a general-purpose processor, they
1
are not a suitable solution for applications that change frequently.
FPGA-based accelerators [16, 46, 50, 51, 70], however, can be used to
provide both performance and flexibility for such applications by trading part
of the performance gain for the reconfigurability of the implementation sub-
strate. Although the flexibility of FPGAs enables changing the application by
reconfiguring the accelerator, their programmability is still a major obstacle
for their wide-spread use.
High-level synthesis (HLS) techniques [19, 25] have been proposed to
improve the productivity of hardware designers by automatically generating
the hardware from a high-level description of an application. An HLS tool,
ideally, (i) captures various types of parallelism in the input application, (ii)
builds the design space of various micro-architectures that exploit the paral-
lelism, and (iii) explores the design space to find the micro-architecture with
the lowest silicon area and/or power consumption.
Pure C-to-gates HLS techniques rely on capturing parallelism between
fine-grain operations of sequential code by constructing the control and dataflow
graph (CDFG) of the computation kernels. They use scheduling algorithms [44,
53, 68] to extract parallelism between the operations that are provably inde-
pendent in the CDFG. Conventional HLS techniques for capturing coarse-grain
parallelism, however, are less effective. Since the highest performance hard-
ware exploits both fine-grain and coarse-grain parallelism, for many applica-
tions, the Quality of Results (QoR) of these HLS tools are often lower than
that of manual design process using low-level hardware-description languages
(HDL).
To extract coarse-grain parallelism, main-stream HLS tools accept par-
allel programming constructs and/or annotations. For example, CatapultC [13]
2
and Vivado [88] accept SystemC [67] processes and modules. Vivado, also,
accepts parallel functions/code-blocks communicating through dataflow chan-
nels. Altera openCL compiler [1] accepts single instruction multiple thread
(SIMT) programming model. Impulse-C [40] and Handle-C [34] accept a sub-
set of communicating sequential processes (CSP) constructs.
For many applications, there is a large micro-architectural space that
can exploit coarse-grain parallelism. Choosing an efficient micro-architecture
that meets the target performance, however, is often both non-trivial and
critical to QoR. One solution is to rely on the designer to specify the micro-
architecture alternatives of the sub-components in the design in the form of
design parameters. The design space is built as the Cartesian product of the
parameter values across different sub-components. Then, a generic optimiza-
tion algorithm, e.g., hill climbing [35] or simulated annealing [82], can be used
to explore the design space. Figure 1.1-a illustrates this methodology1 for
generating an efficient micro-architecture. Generic optimization algorithms
are used for exploring the design space of various micro-architectures in HLS
tools [58, 75, 76]2.
There are two drawbacks for this methodology. First, it relies on the de-
sign parameterization by the designer. Second, although exploring the design
space using a generic optimization algorithm is much faster than an exhaus-
1The difference between an HLS compiler and an HLS methodology: An HLS
compiler is a fully automated tool that accepts the high-level description of an application
and translates it to a lower-level representation. An HLS methodology, on the other
hand, may need a programmer assistance including parameterization or annotation in the
code. As described in this section, current HLS tools require assistance from the users to
exploit coarse-grain parallelism in an efficient manner. Therefore, they are referred to as
methodology rather than a compiler.
2The micro-architectures in these tools are not necessarily exploiting coarse-grain paral-
lelism.
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Figure 1.1: Two available methodologies for generating optimal parallel micro-
architectures based on (A) an HLS with parameterized parallelization annota-
tions/constructs + a generic optimization DSE and (B) an SDF-based HLS + an
SDF-based DSE.
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tive search, for many realistic designs, it still takes a long time. However, this
methodology is attractive since it makes no particular assumption on the ap-
plication execution model and consequently it supports arbitrary applications.
Unlike the main-stream HLS methodology, synchronous data flow (SDF)-
based HLS [20, 30, 37, 54] uses a systematic solution to find the “right” micro-
architecture to exploit the available coarse-grain parallelism.3 They automat-
ically build instances in the design space without requiring any user param-
eterization. These tools also have a model to predict the performance and
the required silicon resources for a particular micro-architecture. Performance
is predicted by balancing the production and consumption of tokens in SDF
channels. Also, area is predicted based on aggregating the individual areas of
the SDF nodes.
In this methodology, however, the number of input/output tokens and
the execution time of each dataflow node for processing the input tokens need
to be static and known at compiler time. Due to this static nature of the SDF
model, an SDF-based HLS can explore the space of a design using closed-form
formulations, resulting in micro-architectures that achieve throughput and
area goals independent of the input data values. SDF, however, is restricted to
regular applications such as signal processing and multi-media. Figure 1.1-b
illustrates this HLS methodology which does not need any parameterization
and also can generate the optimal micro-architecture using closed-form formu-
lations.
3These tools are descendants of StreamIt [85] project which is a streaming language and
compiler based on SDF execution model. It is designed with the purpose of implementing
streaming applications on general-purpose multi-core hardware. However, later, researchers
added a hardware generation back-end to the StreamIt compiler and used it as an HLS
methodology.
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Other streaming application spaces include networking and big-data
where messages stream through different processing stages. They would also
benefit from automatic refinements of micro-architectures. They, however,
differ from SDF applications in two ways. First, the computation stages in
these applications often require access(es) to global resources to process input
tokens.4 This is in contrast to the SDF model (and process networks [47] in
general) where the input tokens are self-contained for processing. Second, since
for each set of input tokens, the processing time and the number of generated
output tokens are data-dependent, static formulations are not sufficient to
predict the performance of the refined micro-architectures.
Gorilla++ extends the application of automatic micro-architecture re-
finements by eliminating the above two restrictions. It supports efficient and
safe accesses to global resources using multi-threading and lock-based synchro-
nization. It supports irregularity by replacing the static, formulation-based
DSE with an iterative, refinement-based DSE. In each iteration, Gorilla++
(i) profiles the accelerator using a given input data-set, (ii) automatically de-
tects bottlenecks or resource under-utilized resources in the accelerator micro-
architecture, and (iii) eliminates such inefficiencies using generic refinement
rules. Consequently, Gorilla++ can optimze the accelerator micro-architecture
given a particular input data-set.5 The generated micro-architecture might
not be optimzed for other input data-sets however. Since the methodology is
based on profiling hardware performance counters, it can optimize such micro-
architectures even if part of the design is black boxed and/or does not have a
simulation model.
4Token and data element are used interchangeably across this thesis.
5Like other heuristic-based optimization algorithms, the generated micro-architecure
might not be optimal.
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Figure 1.2 illustrates the Gorilla++ methodology. The Figure also
shows the relationship between different parts of this thesis with different
components in the methodology.
1.1 Problem statement
This thesis addresses inefficiency of current HLS methodologies
for building and exploring the design space of parallel micro-architecture
alternatives in irregular data-stream applications.6 Due to this ineffi-
ciency, the current methodologies need to compromise either on productivity,
generality, or quality of results (QoR).
1.2 Solution statement
The solution that this thesis presents for the stated problem is an
execution-model, a language, and a toolset with an intrinsic support
for building and exploring the design alternatives using an iterative
refinement process.
Gorilla++ dataflow (GDF)7 is an extension of process networks with
6Clarification on the dataflow, streaming, and data-stream terms as categories
of applications: Both dataflow applications and streaming applications have similar
characteristics to the target applications of this thesis. However, since these two terms are
highly overloaded in different domains, in order to avoid any confusion, the term data-
stream applications is defined in Section 2.2.8.
7Clarification on the dataflow term: The term dataflow has different meanings
in different contexts. These different meanings, however, convey the same fundamental
concept, a graphical representation of computation. When used in the context of models
of computation, it refers to a network of concurrent processes that communicate through
dataflow channels. As a framework for programming a large cluster of computers, it is used
to specify the computations on a large set of data. It is, also, used in the context of compiler
techniques as an intermediate representation for compiler analysis and optimization algo-
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the support for accessing shared resources and the centerpiece of Gorilla++
methodology. A GDF-based application consists of sequential nodes that com-
municate with each other through either one-way push interfaces or two-way
request-reply interfaces. The Gorilla++ execution model is covered in Chap-
ter 2.
The Gorilla++ language is designed based on this execution model.
The language uses sequential semantics for programming dataflow nodes and
functional constructs for composing nodes together in a structured manner.
Chapter 3 describes the Gorilla++ language.
A compiler is developed to translate application code to a registers-
transfer level (RTL) model that can be converted into hardware using existing
tools. It can improve the area utilization of accelerators using multi-threading,
Pipe-oﬄoading, and Oﬄoad-sharing. Chapter 4 describes Gorilla++ compiler.
The design space of a Gorilla++ application is explored using a micro-
architecture refinement tool that iteratively refines the design based on generic
refinement rules. Chapter 5 describes the Gorilla++ DSE tool. Finally, Chap-
ter 6 presents the case study applications that are implemented using Go-
rilla++.
1.2.1 Thesis statement
A programming model with software-style, streaming and shared-memory
constructs can naturally describe an important class of hardware, irregular
data-stream accelerators. Using auto-refinement of the micro-architectures,
rithms. And finally, it is used in computer architecture context as a hardware architecture
that can understand and execute a dataflow graph as a machine language. Throughout this
thesis the dataflow term is mainly used in the first context as an execution model.
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a tool-set can rapidly generate a high-quality hardware from the application
code written in this programming model.
1.2.2 Contributions
The contributions of this thesis are:
• A programming model for designing the target accelerators using software-
style high-level construct. A design in this model includes sequential
engines run in parallel and communicate through FIFO interfaces with
the support for safe accesses to global resources using lock primitives.
• A set of compiler optimizations, including multi-threading, pipe-oﬄoading,
and oﬄoad-sharing.
• An iterative method for refinement of irregular micro-architectures using
generic rules that find and eliminate design inefficiencies, either bottle-
necks or under-utilized resources.
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Chapter 2
Gorilla++ execution model
This chapter first describes the execution models that are related to
Gorilla++ execution model. It then discusses the characteristics of NBD (net-
working and big-data) applications which are Gorilla++’s target applications
and defines their generic forms as irregular data-stream applications. Finally,
it defines Gorilla dataflow (GDF) as the execution model1 of Gorilla++ ap-
plications.
2.1 Related work: dataflow-centric models of computa-
tion
This section explains dataflow-centric models of computations, includ-
ing Kahn process network (KPN), SDF , and dynamic data flow (DDF), as
they relate to Gorilla++ execution model.
2.1.1 KPN
A KPN consists of concurrent processes that communicate through un-
bounded FIFO channels. In a KPN, reads from the input FIFO channels are
blocking and writes to the output FIFO channels are non-blocking. Also, in
1“Execution model” and “model of computation” are used interchangeably across this
thesis.
11
KPN, that there is no source of indeterminism in the computation kernels as-
sociated with processes. Kahn showed that the communication patterns (the
values and orders of tokens transferred on each channel) in a KPN are inde-
pendent of the latency of computation kernels or the latency of FIFO channels
[47]. Therefore, for a given input token sequences, the token sequences on all
intermediate channels and output channels are deterministic.
2.1.2 Static dataflow
An SDF network is a special case of a KPN that consists of dataflow
nodes2 communicating through bounded FIFO channels. In addition to the
restrictions inherited from KPN, the number of input/output tokens to fire
(execute) an SDF node is known at compiler time. An iteration is defined as
the series of firings that returns the network’s FIFOs to the original number of
tokens. In order to have bounded FIFO channels, the SDF channels must be
rate-consistent, i.e., the input rate to the channel is equal to the output rate
from the channel. Lee and Messerschmitt presented [52] a systematic method
to schedule an SDF with rate-consistent channels. A schedule consists of the
order and number of firings in each iteration.
The scheduling can be done at compile time using closed-form formu-
lations. Also, the maximum size of the communication FIFOs in an SDF and
the number of initial data elements to guarantee the liveness of the network
can be determined through closed-form formulations. Thus, SDF is a highly
analyzable execution model. SDF is often used to model regular applications,
including signal-processing applications. Another important characteristic of
the SDF model is that if the nodes are stateless and the execution time for each
2A dataflow node is a restricted version of a KPN process.
12
node is known in advance, the SDF can be refined automatically to achieve a
target throughput [85]. Therefore, a compiler can replicate a minimum number
of nodes to achieve a certain absolute throughput.
2.1.3 Dynamic dataflow
Like SDF, DDF consists of dataflow nodes that communicate through
bounded FIFO channels. However, unlike SDF, the communication patterns
are not static. Because of this dynamic nature, the scheduling of DDFs may
not be possible at compile time. Both static and dynamic dataflow follow the
notion of sequential atomic rules for firing.
2.2 Irregular data-stream applications
In order to design an effective execution model for Gorilla++, it is
important to understand the characteristics of its target applications. This
section covers the characteristics of NBD applications and then defines irreg-
ular data-stream applications accordingly.
2.2.1 Computation on external streams of data
The main functionality of packet-processing systems is receiving incom-
ing packets from input network interfaces, processing the packets, and sending
them to outgoing network interfaces. Likewise, server applications including
big-data applications receive requests/data elements from the network, process
them, and potentially send the results to the network. Although the bench-
mark applications in this thesis use network interfaces for sending/receiving
the external streams of data, the streams can be from other sources too. For
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example, they may be received from a direct connection to a processor, a DMA
engine that streams data from the memory, or other I/O devices like a storage
device. As we will see in Section 6.1 in Chapter 6, this characteristic is one of
the design rationales of in-line acceleration.
2.2.2 Data-parallelism
Packet-processing systems and big-data applications are both data-
parallel in nature. A high-end, multi-chassis router system with multiple
network processors has more than half a million independent threads [18].
Similarly, in a server application, there is a large amount of data-parallelism
between the processing of different requests/data elements.
2.2.3 Irregularity in control-flow
The processing of different data elements in NBD applications depends
on their values, as well as the values of the global memory. For example, the
way a packet is processed is highly dependent on the packet protocol. Similarly,
the way a request or a data element is processed is highly dependent on the
request type, the data element value, or the content of data structures in the
server.
2.2.4 Accesses to global data
Unlike many signal-processing and multi-media systems with pure func-
tional building blocks, NBD applications require accesses to global data, e.g.,
lookup tables and performance counters in networking applications and hash
tables and graph data structures in server applications.
The global data are shared among the execution contexts associated
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with different data elements. Therefore, concurrent threads need a mechanism
to read from and write to the data structures in a safe manner, e.g., through
the use of lock/unlock constructs to provide mutual exclusion.
The distributed big-data applications may also require accesses to the
persistent storage sub-system, hard disks, or flash storage. For the big-data
benchmark applications that are used in this thesis, however, it is assumed
that each system keeps the data structures in the system memory. Extending
this work to support applications with accesses to persistence storage can be
done using similar methods.
2.2.5 Randomness in the global accesses
Accesses to the global data structures usually (i) are based on memory
addresses generated from the input data element values and/or (ii) require
pointer-chasing operations. Therefore, a large number of memory accesses
in these systems are random memory accesses. This type of access receives
a less-than-usual benefit from sophisticated memory sub-systems, including
cache structures, pre-fetching hardware, smart memory controllers, and row-
buffer locality in the DRAM [24, 59]. 3
2.2.6 Weak ordering constraints
Most of the routing applications in layer-2 or layer-3 can process pack-
ets in an arbitrary order. However, the packet-processing systems preserve the
incoming order of the packets by reordering them before sending them to the
network. This is to reduce the complexity of handling out-of-order packets in
3Most of the locality in accessing the memory in these applications is associated with
spatial locality between accesses to a given data element.
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the end nodes. Note that there are flow-sensitive applications at the layer-4
and above that have more strict ordering requirements. Deep packet inspec-
tion, for example, needs the processing of packets in the same flow, a session
between processes in the client system and the server system, to be done in
sequential order. However, even in these applications, there is no limitation on
processing packets from different flows in parallel. Similarly, most server appli-
cations follow the same weak ordering pattern. Requests from different clients
can be handled in parallel. Depending on the server application, even different
requests from the same client can sometimes be handled in parallel. In big-
data applications, a mix of unordered and ordered operations is required. For
example, both K-means and PageRank which are used as benchmark applica-
tions in Gorilla++ contains multiple macro phases that needs to be executed
sequentially. In each phase however, processing the data elements can be done
in parallel. More aggressive techniques to make the applications with ordering
constraints amenable for parallel execution is presented in [69].
2.2.7 Small, frequently-used computation kernels
An NBD application must have small computation kernels in order to be
implemented as specialized hardware. An application with a large computation
kernel needs a lot of hardware resources, which is not always feasible. This
is in line with the trend of using simple computation kernels for big-data
applications in order to make these applications scalable for larger amounts of
data.
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2.2.8 Definition of irregular data-stream applications
“Irregular data-stream applications” are defined as applications with
the following characteristics.
• The application processes incoming streams of data elements4 received
from an external source and generates outgoing streams of data elements
sent to an external source.
• The application consists of several processing stages. Each processing
stage executes a computation kernel on each incoming data element.
• The computation kernels in the application may potentially access global
resources, including global memory.
• The computation kernels are data-parallel in nature, i.e., the incoming
data elements can be processed independently. Any ordering requirement
between processing of different data elements and/or mutual exclusion
when accessing the shared resources should be explicitly stated by the
programmer using synchronization mechanisms.
• The computation kernels in the application may potentially (i) con-
sume/produce an input-dependent number of input/output data ele-
ments per execution and (ii) have an input-dependent execution-time
for processing different data elements.
4The data elements might have different natures in different applications. In a networking
application, a data element might be a layer-2 frame or a layer-3 [66] packet. In a server
application a data element might be a request from a client or a piece of data as part of a
large collection of data in a distributed big-data application.
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It is important to note that although the motivating applications in this thesis
are focused on networking and big-data applications, the developed method-
ology can be used for other applications with the above characteristics. For
example, as will become clear later in Section 3.5 of Chapter 3, a non-blocking
cache for exploiting the locality of memory operations can also be modeled as
a hardware that processes an input stream of memory operations.
2.3 Gorilla dataflow
GDF, the execution model for Gorilla++ applications, plays an essen-
tial role in the Gorilla++ methodology. GDF is designed based on three major
goals: (i) generality to cover a wide range of applications, (ii) expressiveness
to facilitate the modeling of the target applications, and (iii) analyzability to
leverage the auto-refinement of micro-architectures using the Gorilla++ com-
piler.
GDF uses a rendezvous mechanism for communication between dataflow
nodes. Its rendezvous mechanism is implemented using FIFO interfaces, adopted
from the theory of latency-insensitive designs [12]. In addition to push-only,
one-way interfaces, a GDF has two-way request-reply interfaces, also known as
oﬄoad interfaces. It is important to note that each node with oﬄoad interface
can be split to multiple nodes (potentially with additional data flow channels)
and each oﬄoad interface can be modeled as two one-way interfaces. This way
each GDF is transformed into a dataflow graph without requiring any two-way
oﬄoad interface. However, GDF uses oﬄoad interfaces as first-order construct
in order to improve the expressiveness and analyzability of the model.
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xLock=free
Lock(xLock);
X--; Output = Input;
unlock(xLock);
Lock(xLock);
Output = X += Input;
unlock(xLock); 
X=10
Lock(xLock);
Output = X += Input;
unlock(xLock); 
Figure 2.1: A GDF with global shared variable X. GDF nodes use lock to safely
access shared oﬄoaded data.
2.3.1 Handling shared resources and global state
In the KPN model, every dataflow node is supposed to receive self-
contained token(s) that carry the data for processing. The node does not
need any global states to process the incoming tokens. Gorilla++ target ap-
plications, however, need to access global states, e.g., shared data structures.5
Gorilla++ uses a lock-based synchronization mechanism to solve this problem.
Gorilla++ uses single-copy, shared memory to save the global data.
The dataflow nodes can access global memories through oﬄoad interfaces.
Since multiple data-flow nodes access the shared memory, Gorilla++ requires
that the programmer uses necessary synchronization mechanisms to ensure
mutual exclusion while accessing the data.
5I-structures were proposed by Arvind and Pingalli [2] to provide a safe mechanism to
access the global data in a tagged-token dataflow hardware. Gorilla++ is not following a
tagged-token architecture.
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Special lock engines are used for synchronization. A lock engine is, also,
accessed through an oﬄoad interface. The lock engine does not reply to a lock
request unless either (i) the lock is not taken in the first place or (ii) the lock
is released and the requester of the lock is the winner among all other lock
requesters. Section 3.4.1 elaborates on the details of the lock engine.
2.3.2 Structured dataflow composition
An important feature of GDF that improves both the programmabil-
ity and the analyzability of the model is using structured composition. In a
generic dataflow graph, a node can have any number of inputs/outputs with
arbitrary connections to other nodes. In GDF, however, nodes’ interfaces and
connectivity are structured. A standard GDF node has one input, one out-
put, and zero or more oﬄoad interfaces. Figure 2.2 shows a dataflow node
with single input, single output, and some oﬄoad interfaces. Only special
nodes with the sole purpose of merging or distributing data elements can have
multiple input/output interfaces. These special nodes are transparent to the
programmers, and are used when composition of nodes happens. They can
only reorder the data elements; they cannot change the data elements them-
selves. Connecting the nodes is done using a predefined set of composition
functions (see Section 3.4.2 in Chapter 3).
2.3.3 Multi-phase computation
There are cases in which a computation consists of multiple phases. In
each phase, the dataflow nodes execute different computation kernels. A GDF
programmer can attach the current phase to all data elements in the system
in order to specify the changes in the computation phases.
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Component
Input Output
Oflload 1 Oflload N
Figure 2.2: Each component has one input interface, one output interface, and
zero or more oﬄoad interfaces.
2.3.4 Static allocation of dataflow nodes
Gorilla++ statically allocates [61] a GDF nodes in the hardware imple-
mentation. Therefore, for each node, a corresponding hardware component is
generated and each channel is realized as dedicated buses between components.
This property is not a characteristic of the GDF model; it is an specific choice
for synthesizing a GDF application to a hardware. However, since static allo-
cations affect the way a designer should reason about the possible deadlocks
in the system we specify it in this section. It is possible to extend Gorilla++
and dynamically allocate and schedule the GDF description, i.e., time-share a
hardware component to execute different GDF nodes.
2.3.5 Comparing GDF to other dataflow-based MoCs
The rendezvous-based mechanism in GDF can be transparently changed
to a KPN communicating mechanism. As shown in Figure 2.3-b, for each chan-
nel between two GDF nodes, along the data, there is a forward “valid” signal,
which indicates that the sender node has a data element to send. Also, there
is a backward “ready” signal that indicates the receiver is ready to receive the
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Sender Receiver
Send(x); //non-blocking
Sender Receiver
Receive(x); //blocking
Receive(credit); //blocking
Send(x); //non-blocking
Receive(x); //blocking
Send(credit);//non-blocking
Data
Data
Credit token
a) KPN compatible communication channel with infinite FIFO
c) A KPN compatible communication channel 
equivalent to  rendezvous mechanism
Sender Receiver
Send(x); //blocking Receive(x); //blocking
Valid
Ready
b) A communication channel based on 
rendezvous mechanism
Data
Figure 2.3: KPN communication channel, Gorilla++ rendezvous-based com-
munication channel, and KPN-compatible communication channel equivalent to
rendezvous-based communication channel.
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data element. As shown in Figure 2.3-c, by changing the read and write se-
mantics to a credit-based mechanism, the blocking characteristic of GDF only
happens on the read operations – making GDF read/write semantics similar
to KPN (blocking reads and non-blocking writes).
GDF, however, departs from KPN because it uses non-deterministic,
eager, merger nodes for accessing shared global resources. These merger nodes
are essential to guarantee deadlock-freedom when a lock engine is used in a
design (Section 3.4.1 of Chapter 3). Unlike other dataflow-based models of
computation and similar to StreamIt, GDF processes use structured commu-
nication rather than arbitrary communications (Section 3.4). Table 2.1 com-
pares GDF and other related MoCs with respect to their communication and
computation model.
Since a single computation node in GDF is a sequential state machine
that (i) supports loops and conditional branches and (ii) can access memory,
the computation node and the memory can simulate the behavior of a Turing
machine [87]. The computation node simulates the Turing machine’s state
register, state transition rules, and head pointer and the memory simulates
the storage for the Turing machines’ tape. Therefore, assuming that we have
infinite-sized memory, GDF is Turing-complete.
Since GDF does not fall into SDF model, refinement of the dataflow
graph using closed-form formulation is not possible. Gorilla++ uses an alter-
native method for refining the GDF graphs which is described in Chapter 5.
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Table 2.1: Comparing different dataflow-centric execution models in terms of com-
munication mechanisms and communication patterns
Execution model Communication mechanism Communication pattern
Kahn process network (KPN) Blocking reads and non-
blocking writes through
FIFO channels. FIFO chan-
nels are conceptually infinite
in size.
Deterministic and dynamic
Synchronous dataflow (SDF) Blocking reads and non-
blocking writes through
FIFO channels. Reads from
channels follow atomic firing
rules. Boundedness of FIFOs
and deadlock can be decided
statically.
Deterministic and static
Dynamic dataflow (DDF) Blocking reads and non-
blocking writes through
FIFO channels. Reads from
channels follow atomic firing
rules.
Deterministic and dynamic
Gorilla++ dataflow (GDF) Rendezvous mechanism be-
tween reader and writer (lim-
ited to structured communi-
cation)
Potentially non-deterministic
and dynamic
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Chapter 3
Gorilla++ language
Gorilla++ uses a hybrid language which consists of (i) a sequential,
stylized C to specify the computation kernels associated with user-defined
dataflow nodes, also known as engines, and (ii) composition constructs to
specify the top-level connectivity between dataflow nodes.1 This chapter covers
the details of the Gorilla++ engine and top-level languages.
3.1 Related work: parallel programming constructs for
high-level synthesis
This section describes the work related to Gorilla++ language con-
structs. We focus on high-level language constructs that enable an HLS tool
to extract and exploit coarse-grain parallelism in the input application.
3.1.1 HDL-centric constructs
Ku and De Micheli proposed HardwareC [49], one of the first projects
that extended the C language with parallel constructs to model hardware. It
supports parallel processes that can communicate through message passing
and/or shared ports.
1Lee and Parks followed Halbwachs [31] and called the composition language, the “coor-
dination language”. They also followed Jagannathan and Faustini [43] and called the node
computation language the “host language”.
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SystemC [67] is a set of libraries that can be used to model a hard-
ware design using C/C++. It contains the necessary constructs to define
parallel hardware modules and processes. Although originally designed for
co-simulation of hardware/software, the constructs are now supported in the
synthesis process by a number of main-stream HLS tools [13, 88].
3.1.2 Bluespec: guarded atomic actions
Hoe and Arvind invented a rule-based hardware design language and
compiler [36]. The rules are atomic operations predicated with a condition.
They give the impression of freezing the rest of the system when a given rule’s
action is carried out after the rule’s predicate is true. There is an implicit
parallelism in this specification, because it is possible for multiple rules to
be activated and executed in parallel. The compiler automatically schedules
the rules such that they are either conflict-free or combined sequentially to
preserve the promised atomicity semantic.
3.1.3 SIMT semantics
Due to the popularity of SIMT-style programming models to program
GPGPUs, using this programming model for hardware design is an attractive
solution [1]. SIMT assumes that a single kernel is executed for each piece
of data. In order to tolerate memory latency (or even latency of execution
pipelines), SIMT uses multi-threading.
3.1.4 Implicit parallelism in functional constructs
A large body of work [6, 21, 22, 55, 61, 80, 83] has pursued the path of
generating hardware from functional descriptions of applications. There are
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two major reasons that functional features can be beneficial in a language for
high-level synthesis. First, side-effect-free operations enable safe parallelism
among hardware components. Second, combinator functions can be used to
implement regular connectivity patterns in the hardware. A subset of the
research work which is closer to Gorilla++ functional composition constructs
is covered in this section. An interested reader can refer to the survey paper [15]
by G. Chen on functional HDLs.
Lava [7], invented by Bjesse, Claessen, and Sheeran, is a functional
HDL, built on top of Haskell. It uses combinator functions to compose hard-
ware components together. The idea of using combinators to express the
connectivity between hardware components in Lava is inherited from previ-
ous relation-based HDLs, uFP [81] and Ruby [45], which were also invented
by Sheeran and her collaborators. Lava uses recursive functions to describe
regular hardware structures, e.g., a sort network or an FFT filter.
SAFL [61], which stands for “statically allocated functional language”,
is another Haskell-based language invented by Sharp and Mycsoft. It, stati-
cally, allocates a dedicated hardware component for every function definition.
SAFL uses the function calls and, also, producer/consumer relations between
the functions to model the connectivity between hardware components, i.e.,
the components corresponding to the caller and callee functions as well as the
producer and consumer functions.
When a function calls another function, the caller is synthesized as
a component that encloses the callee component. SAFL provides primitive
hardware components which can be used at the leaf level of the design hier-
archy. A sequential logic with feedback is defined using recursive functions.
When there is a producer/consumer relation between two functions, i.e., the
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result of a function is used as the argument to the other one, the output of
the producer component is connected to the input of the consumer through
a register. Later, the same authors introduced SAFL+, which borrows the
notion of channels from CSP (see the next section). They also added arrays
to support statefull components.
In spite of the advantages in functional languages, C-based program-
ming languages (and their variations) are the main-stream choices for HLS
tools. This is because, for many developers, the complexity of working with a
purely functional HDL makes the functional advantages less appealing.
3.1.5 CSP constructs
CSP includes a language to represent sequential processes that run
concurrently and communicate through rendezvous channels. It also includes
a process algebra for reasoning about the concurrency characteristics of a CSP
application, e.g., deadlock-freedom. Handle-C [34] and Impulse-C [40] are two
HLS tools that add major CSP language constructs to standard C. SAFL+
also adds CSP constructs to SAFL to enrich its expressiveness.
3.1.6 Streaming constructs
Streams-C [27] consists of a set of C library elements that facilitate
working with streams as first order objects. The compiler generates hardware
from Streams-C description.
A series of HLS research projects [20, 30, 37, 54] followed the Stream-
It project and adopted its SDF-based streaming programming model. Auto-
matic refinement of micro-architectures in these projects is restricted to regular
streaming applications.
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3.1.7 Extending modern languages for hardware design
Kiwi [29] and Liquid metal [38] are two hardware description languages
that are extended from Java and C#, respectively. Both of these projects
added parallel constructs to the base modern language to design and imple-
ment hardware. Chisel [4] is a hardware description language2 built on top of
Scala [64].
3.2 Programming model overview
A design in Gorilla++ consists of design components that are either
primitive or composite. Each primitive component corresponds to one dataflow
node in the design’s GDF model. The primitive components are either pro-
grammable engines or predefined infrastructure components. A Gorilla++
program consists of C-kernels associated with the programmable engines and
a top-level code that (i) instantiates the primitive components and (ii) com-
poses larger components from smaller ones using composition functions (Sec-
tion 3.4.2). Figure 3.1 shows the class hierarchy of Gorilla++ components.
We use a simplified histogram accelerator as an example design for
introducing Gorilla++ language constructs. In Section 3.5, a more detailed
version of this accelerator as the case study for Gorilla++ language is pre-
sented. Figure 3.2 shows the engine code and Figure 3.3 shows the top-level
code of this simplified histogram accelerator. The accelerator receives input
data elements, classifies them to find the corresponding bucket identifiers, and
2In order to emphasis the capabilities for designing parameterized hardware, the authors
of Chisel call this language a hardware construction language.
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#pragma INPUT histogramIn_t
#pragma OUTPUT histogramOut_t
#pragma OFFLOAD (memory, memOpIn_t, memOpOut_t)
#define bucketBase 0x1000
uint32_t bucketId;
float bucketValue;
//The code for initialization and reporting
//is not shown.
Receive() {
bucketId = classify(Input.data);
bucketValue = memory(READ, bucketBase+bucketId);
State = Increment;}
Increment() {
bucketValue++;
memory(WRITE, bucketBase+bucketId, bucketValue);
finishNoEmit();}
Figure 3.2: The simplified histogram engine code.
increments the bucket values which are stored in a memory component.
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class Top extends gComponent with include {
val memory = spMem(1024, 32)
val histogramEngine = Engine("histogramEngine.c")
val result = Offload(histogramEngine, memory)
}
Figure 3.3: The simplified histogram top-level code.
3.3 Engine code
The engine language is stylized C that specifies the engine interfaces as
well as a scheduled description of the computation kernel that is applied on
each input data element. The language is designed such that the engines’ code
can be generated by a standard HLS scheduling front-end from an unscheduled
C description. However, when the quality of the scheduling is critical to the
performance, the computation can be scheduled manually and written in the
form of the Gorilla++ engine language. Appendix A presents the Gorilla++
engine language Backus-Naur form(BNF).
3.3.1 Interface specification
An engine’s interface types are specified using C pragmas at the begin-
ning of the engine code including one input declaration, one output declaration,
and zero or more oﬄoad declarations. The simple histogram engine code has
histogramIn t as the input interface type and histogramOut t as the
output interface type (see Section 3.5 for details). The engine code declares
one oﬄoad interface to the memory that keeps the histogram bucket values.
The request side of the memory interface has the memOpIn t type and the
reply side of the interface has the memOpOut t type.
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3.3.2 Processing steps
An engine code consists of one or more processing step(s). Each pro-
cessing step is defined using a C function and can perform arbitrary arith-
metic/logic computation. It can also call other oﬄoaded components. For
each call, the engine generates/receives request/response messages to/from
the oﬄoaded components through the engine’s oﬄoad interfaces. In addition,
each step explicitly specifies the next step(s) based on the result of compu-
tation and/or the responses from the oﬄoaded components. Note that the
oﬄoaded components themselves may be user-defined engines and can be gen-
erated by the Gorilla++ compiler. In the simplified histogram example the
engine has two processing steps, Receive and Increment. Both of these steps
call memory as an oﬄoaded component.
3.3.3 Data types
Apart from standard C data types, Gorilla++ supports data types with
specified widths in the form of the uint data type. For example, uint48 t
specifies a 48 bits unsigned integer.
Bundled types are specified using C structures. The support of bun-
dled data types is specially useful for processing protocol fields and complex
data structures. In the simplified histogram engine, all interface types are C
structures.
Type casting can be used to convert a variable with a given data type to
another data type. Casting one bundle type to another results into flattening
the source bundle to a bit stream and remapping the bit stream into the target
bundle type.
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3.3.4 Predication
The programmer can use conditional statements in each processing
step. The conditional statements are translated into predication logic by the
compiler.
3.3.5 Transitioning between processing steps
Transitioning between processing steps is done by explicit assignments
to the State variable. At the end of each processing step, the Gorilla++
infrastructure switches to the processing step that is specified by this variable.
The Receive step in the simple histogram engine specifies the next processing
step (Increment) by assigning its value to the built-in State variable.
3.3.6 Receive/send operations
The input data element is accessible through the Input variable. The
outputs should be assigned to the Output variable. Receiving an input is
done implicitly when the engine restarts in the first processing step. An out-
put is sent by calling either the finish function or the emit function. The
difference between the finish and emit is that finish returns to the first pro-
cessing step of the engine, but emit returns to the processing step specified
as its argument. The programmer can also use finishNoEmit to restart the
state machine without emitting any data element to the output. The sim-
plified histogram engine reads the input data values from Input variable in
the Receive processing step. It uses finishNoEmit to restart the kernel and
start processing of the next data element.
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3.4 Top-level code
The top-level code of a design is written in Chisel [4]. In the top-level
code, a programmer instantiates a primitive component by calling the corre-
sponding function. The function returns the generated engine or infrastructure
component, which can be used later for composition. A composition function
accepts one or more components and returns the composed component that
encloses the argument components.
3.4.1 Primitive component instantiation
In order to instantiate a programmable engine from a C code, the fol-
lowing functions can be used. The Engine function generates an engine from
the argument C code that can process a single input data element at any given
time. The MTEngine and PipeEngine functions, however, generate multi-
threaded and pipelined engines respectively. They can process multiple input
data elements concurrently. A multi-threaded engine can overlap the oﬄoad
times associated to different data elements. A pipelined engine, however, can
overlap both oﬄoad times and computation times associated to different data
elements. Section 4.4 describes more details on the difference between these
three engine micro-architectures.
//simple engine
val e1 = Engine("engineKernel.c")
//multi-threaded engine
val e2 = MTEngine("engineKerenel.c", numOfThreads=2)
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//pipelined engine
val e3 = PipeEngine("engineKernel.c")
val e4 = PipeEngine("engineKernel.c", numOfThreads=2)
Similarly, the following functions can be used to instantiate infrastruc-
ture components including lock components, floating-point arithmetic units,
and scratch-pad memories.
//lock engine
val l = lock(numOfLocks=128)
//scratch-pad memory
val m = spMem(height=1024, width=32)
//single-precision floating point operations
val add = fpAdder()
val sub = fpSubtractor()
val mul = fpMultiplier()
val div = fpDivider()
val sqrt = fpSqrt()
//double-precision floating point operations
val add = fpdpAdder()
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val sub = fpdpSubtractor()
val mul = fpdpMultiplier()
val div = fpdpDivider()
val sqrt = fpdpSqrt()
A lock component is used for synchronization between different execu-
tion contexts. When an engine needs to own a lock, it calls the lock function
with the lock id as the argument. Calling the lock function is treated as any
other oﬄoad call. Therefore, a request will be sent to the lock component.
The lock component receives the request and if no other execution context
owns the lock, it replies immediately to the requester engine – acknowledging
that the requester owns the lock. It also sets the requester as the last owner of
the lock in the last serviced memory. If any other requester sends a request
to own the same lock, the bit associated to its thread id will be set in the cor-
responding wait-list bit-vector entry and no acknowledgement is sent to the
requester. When the owner releases a lock, the lock component (i) sends the
release acknowledgement to the owner, (ii) selects one of the waiters, if any, as
the next owner of the lock, and (iii) sends the new owner the lock acquire ac-
knowledgement. In order to avoid starvation, a fair arbiter is used to select the
next owner between the waiters for the lock. The internal micro-architecture
of a lock component is shown in Figure 3.4.
In the top-level code of the simplified histogram accelerator, the his-
togram engine is generated by calling the Engine function and a scratch-pad
is generated using the spMem function.
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Figure 3.5: Chain, Oﬄoad, and MapReduce as the Gorilla++ composition tem-
plates.
3.4.2 Composition functions
Figure 3.5 shows different composition templates in Gorilla++. Each
template can be applied on argument components to generate a new compo-
nent by calling the corresponding composition function. The Chain composi-
tion function creates a coarse-grain pipeline that connects the first component’s
output to the second component’s input.
The Oﬄoad composition function is used to connect request/reply
interfaces of an oﬄoading component to the input/output interfaces of the of-
floaded one. Oﬄoaded components can be shared between different oﬄoading
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components, e.g., a memory shared between two engines.
The Replicate composition function creates multiple instances of a
component. In its generic form, i.e., Map-reduced Replicate can accept
user-defined mapper and reducer functions to specify the way data elements
should be distributed to and gathered from the replicated components. If the
user does not specify the functions, the default, fair round-robin functions are
used.
Note that the argument components to the composition functions can
be generated from either instantiation of primitive components or calling other
composition functions. The result of the last composition function should be
assigned to a special variable result. The following examples show the syntax
of using different composition functions.
In the top-level code of the simplified histogram example, Oﬄoad com-
position function is used to attach the histogram engine to a scratch-pad mem-
ory.
//Chain composition
val chainedComponent1 = Chain(component1, component2)
val chainedComponent2 = Chain(component1, component2,
component3)
//Offload composition
val offloadComponent = Offload(component1, component2,
portName="component2Port")
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//Round-robin replicate composition
val replicatedcomponent1 = Replicate(component,
replicationFactor=2)
//Map-reduced replicate composition
val replicatedcomponent2 = Replicate(component,
replicationFactor=2, mapperFunction, reducerFunction)
3.5 Case study: histogram accelerator
A more enhanced version of the histogram accelerator is used as a case
study for Gorilla++. This case study helps to cover more detailed aspects
of the Gorilla++ language. Unlike the simplified histogram accelerator, this
accelerator uses two histogram engines to improve the throughput and includes
the components for generating the inputs and reporting the outputs. It also
keeps the bucket values in a DRAM instead of a scratch-pad memory. Since
multiple engines access bucket values concurrently, a lock component is used
to provide mutual exclusion.
Figure 3.6 shows the micro-architecture of the histogram accelerator
and Figure 3.7 shows the corresponding top-level code of the accelerator. Fig-
ure 3.8 shows the micro-architecture of a non-blocking cache that is used in
the histogram accelerator to facilitate the accelerator’s accesses to a DRAM.
Figure 3.9 shows the corresponding top-level code of the cache. Figures 3.10
and 3.11 show the C-code associated with two main engines in the accelerator
and cache: the histogram engine and the cache controller. The input generator
in the accelerator streams out input numbers that are distributed between two
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Figure 3.6: The micro-architecture of a histogram accelerator.
class Top extends gComponent with include {
val inputGenerator = Engine("inputGenerator.c")
val histogramEngine = Engine("histogramEngine.c")
val outputReporter = Engine("outputReporter.c")
val hCache = Cache(height=1024, lineSize=128, tagSize=20, threads=1)
val memory = Offlod(hCache, DRAM)
val histogramLock = lock(BUCKETS)
val div = FPDivider()
val histograms = Replicate(Offload(histogramEngine, div), 2)
val histogramsAndIO= Chain(inputGenerator, histograms, outputReporter)
val result = Offload(histogramAndIO, memory, histogramLock)
}
Figure 3.7: The top-level code of the histogram accelerator.
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Figure 3.8: The micro-architecture of a hCache.
class Cache(height, lineSize, tagSize, threads: Int)
extends gComponent with include {
val cacheController = MTEngine("cacheController.c", threads)
val dataBank = spMem(height, lineSize)
val tagBank = spMem(height, tagSize)
val cacheLock = lock(height)
val result = Offload(cacheController, dataBank, tagBank, cacheLock)
}
Figure 3.9: The top-level code of the hCache.
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#pragma INPUT histogramIn_t
#pragam OUTPUT histogramOut_t
#pragma OFFLOAD (memory, memOpIn_t, MemOpOut_t)
#pragma OFFLOAD (hLock, lockIn_t, lockOut_t)
#pragma OFFLOAD (div, fuIn_t, fuOut_t)
#pragma CONCURRENT_SAFE
#define bucketBase 0x1000
uint32_t bucketId;
float bucketValue;
Receive() {
if (Input.command == INITIALIZE) {
bucketId = 0;
State = Intialize; }
if (Input.command == CALCULATE) {
bucketId = classify(Input.data);
hLock(ACQUIRE, bucketId);
bucketValue = memory(READ, bucketBase+bucketId);
State = Increment; }
if (Input.command == REPORT) {
bucketId = 0; State = Report; } }
Initialize() {
if (bucketId == NUM_OF_BUCKETS) {
finishNoEmit(); } else {
memory(WRITE, bucketBase+bucketId, 0);
buckeId++; State = Initialize; } }
Increment() {
bucketValue++;
memory(WRITE, bucketBase+bucketId, bucketValue);
hLock(RELEASE, bucketId); finishNoEmit(); }
Report() {
if (bucketId == NUM_OF_BUCKETS) {
Output.status = DONE;
finish(); } else {
Output.status = REPORT_COUNTER
Output.counter = memory(READ, bucketBase+bucketId);
buckeId++; Emit(); } }
Figure 3.10: The histogram engine code.
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#pragma INPUT memOpIn_t
#pragma OUTPUT memOpOut_t
#pragma OFFLOAD (tag, memReqCacheTagBank_t, memRepCacheTagBank_t)
#pragma OFFLOAD (data, memReqCacheDataBank_t, memRepCacheDataBank_t)
#pragma OFFLOAD (dram, memReqDram_t, memRepDram_t)
#CONCURRENT_SAFE
uint16_t index;
cacheLine_t cacheLine;
tag_t tag;
FirstAndLoadHit() {
index = INDEX(Input.addr);
cacheLock(index, ACQUIRE);
cacheLine = dataBank(READ, index);
tag = tagBank(READ, index);
if ((State = ACTION(tag, Input)) == LOADHIT) {
Output.data = WORD(cacheLine, Input.addr);
finish(); } }
StoreHit() {
tagBank(WRITE, index, FRESHTAG(Input.addr));
dataBank(WRITE, index, cacheLine);
finish(); }
WriteBack() {
dram(WRITE, tag.addr, cacheLine);
State = CacheFill; }
CacheFill() {
cacheLine = dram(READ, Input.addr);
if (Input.command == LOAD) {
Output.data = WORD(cacheLine, Input.addr); } else { //STORE
cacheLine = writeWordInLine(cacheLine, Input.data); }
tagBank(WRITE, index, FRESHTAG(Input.addr));
dataBank(WRITE, index, cacheLine);
cacheLock(RELEASE, index);
finish(); }
Figure 3.11: The cache controller engine code.
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histogram engines.3
The input bundle of the histogram carries a floating point data field,
the data that should be processed by the histogram algorithm. It also includes
initialize or finish fields to determine whether the input data element is for
initialization, the end of the input values, or neither. Similarly, the output
interface has a bundle type to indicate whether the data element is carrying
one of the counters associated with a bucket or it is a message indicating that
the histogram counters are finished.
typedef struct {
command_t command;
float data;
} histogramIn_t;
typedef struct {
status_t status;
uint64_t counter;
} histogramIn_t;
The histogram engine also defines the oﬄoad interfaces, including the
memory interface, lock interface, and floating point interface, to access the
corresponding components.
3Multiple engines are used to showcase all Gorilla++ composition functions. However,
even if the programmer specifies a single engine, Gorilla++ generates the required number
of engines automatically.
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The engine has three computation phases for (i) initialization, (ii) com-
putation, and (iii) reporting. In the initialization phase, the accelerator resets
all the histogram counters to zero. In the computation phase, the engines clas-
sify each number and increment the corresponding bucket value. The bucket
values are kept in the DRAM. A shared infrastructure lock component is used
to guarantee the mutual exclusion of accesses to the bucket values. At the end,
a histogram engine switches to the reporting phase and reads and streams out
the bucket values, which are received by the reporter component. The engine
consists of four processing steps. The first processing step, Receive, receives
an incoming data element and jumps to one of the other three processing
steps, Initialize, Increment, or Report, based on the value of the current
computation phase.
In the initialization and computation phases, the accelerator finishes
the processing of an input, by calling the finishNoEmit function to restart
the state machine. The emit function is used to report individual counter
values and the finish is used when the reporting of histogram counters is
completed.
In the histogram top-level code, Engine function is used to instantiate
input generator, histogram engine, and output reporter. The input generator,
the histogram engine, and the output generator are chained together in a
back-to-back fashion using Chain composition function. Oﬄoad is used in
the accelerator to connect memory sub-system, lock engine, and floating point
divider to the histogram engines. Replicate is used in the accelerator to create
two instances of the histogram engine and improve the throughput. Histogram
engine uses lock for synchronization. It also uses a fpDivider (floating point
divider) in the classify function.
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Like a histogram that receives a stream of input numbers, a cache is
also designed as a piece of hardware that processes a stream of memory oper-
ations. The cache controller receives the memory requests and uses oﬄoaded
data-bank, tag-bank, and DRAM to service the memory requests. The Fir-
stAndLoadHit processing step reads the data-bank and tag-bank and service
the hit load requests immediately. It switches to StoreHit processing step in
the case of a store hit. When the request is a miss request and the current cache
line is dirty, FirstAndLoadHit switches to WriteBack processing step. The
miss requests are serviced in the CacheFill processing steps.
When the cache controller is compiled as a multi-threaded engine, a
non-blocking cache that can service concurrent memory requests is generated.
Note that the concurrent memory requests are associated with different his-
togram inputs. Since data and tag banks are oﬄoaded, they are shared be-
tween the threads. A lock component in the cache is used to provide the
mutual exclusion of accesses to each cache line. Therefore, if a thread in the
cache controller starts processing a memory operation on a cache line, conse-
quent memory operations on the same line are stalled until processing of the
first request is finished.
3.6 Comparing Gorilla++ language with closely related
work
Similar to SIMT-based programming model, Gorilla++ uses a data-
parallel programming model with no default ordering constraint. However, it
is built around a dataflow-centric execution model and uses structured com-
position. These two characteristics enable automatic refinement of the micro-
architecture.
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Gorilla++ composition functions are similar to Lava combinators. How-
ever, they are used only for coarse-grain composition. Gorilla++ uses sequen-
tial C programming model to specify the node computations. Unlike Lava,
Gorilla++ does not support recursive combinators.
Similar to StreamIt [85], Gorilla++ is using structured composition
of streaming components. Gorilla++, however, uses oﬄoading as the first-
order construct to support accesses to global memory and also uses lock-based
synchronization to provide data-race freedom.
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Chapter 4
Gorilla++ compiler
This chapter describes the Gorilla++ compiler which generates a gate-
level description of the accelerator from a high-level Gorilla++ code. The
compiler can apply a set of specified refinements on the micro-architecture of
the generated accelerator.
4.1 Related work: generating and refining parallel micro-
architectures in high-level synthesis
The related work of Gorilla++ compiler is presented in two different
categories. The first category addresses the problem of loop pipelining in a
sequential programming model like C. The main focus in this category is to
schedule the operations in different pipeline stages without violating the data
dependencies between operations in a single loop iteration or between oper-
ations in different loop iterations. Gorilla++, however, preserves the depen-
dencies between operations in a different fashion. It makes sure that different
stages of the pipeline (either a data-path pipeline in a pipelined engine or an
execution pipeline in a multi-threaded engine (Section 4.4)) executes opera-
tions associated to different data elements. The second category addresses the
problem of refining a micro-architecture to improve its performance or reduce
the hardware area.
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4.1.1 Loop-pipelining in HLS
Loop winding [26], rotation scheduling [14], and time constraint loop
pipelining [74] are among the early techniques for generating pipelines in HLS.
Iterative modulo scheduling, a method that was originally built for scheduling
instructions for very large instruction width machines, is used in many HLS
tools including PICO [77], C-to-Verilog [9], and Legup [11] for generating
pipelines. More recent work [10, 90] has addressed the problem of modulo
scheduling using a system of difference constraints equations. Nurvitadhi et
al. [63] presented a method to generate multi-threaded in-order pipelines from
a transactional input description.
Liu et al. [57] proposed to split loop bodies into two coarse-grain pipelines
that work independently. The first stage, which needs to be sequential due to
data dependencies, feeds the second stage, which can be parallel.
4.1.2 Refinement of rule-based designs
Lis and Arvind invented an algorithm [56] for safely composing rules in
a rule-based design. They used this rule composition technique and invented
a dot-product transformation that can automatically generate a multi-issue
micro-architecture specification of a processor from a single-issue specification.
While multi-issue can fetch, decode, and execute multiple instructions in a
given cycle, it can also preserve the sequential execution semantic between the
instructions.
4.1.3 Refinement of statically allocated functional designs
SAFL [61] proposed the refinement of micro-architectures by rewriting
their functional descriptions. For example, if two consumer functions use the
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same producer function, by default, the producer is implemented as a shared
hardware between the consumers. However, a source-level transformation can
change the design to have two different instances of the same producer function;
so, each of the consumers has a dedicated producer component. This can be
done to improve the parallelism in and consequently the performance of the
design.
4.1.4 Refinement of SDF-based designs
An important feature in StreamIt [85] project is the ability to reform
the SDF graph to achieve a given performance target for a set of resource
constraints. Hagiescu et al. and Hormati et al. [30, 37] extended the same
concept for refining hardware micro-architectures using streaming refinements,
e.g., replication refinement. Cong et al. [20] added pipelining refinement and
Li et al. [54] added merging and splitting refinements to this method.
4.2 Compiler flow
The input to the Gorilla++ compiler consists of:
• An application code including:
– A top-level composition code that determines the design’s base
micro-architecture.
– Scheduled engines’ code.
• A set of micro-architecture refinements, which are applied to the design’s
base micro-architecture.
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The compiler translates the application code into a Chisel description of an ac-
celerator by combining the functionality of the engines with the refined micro-
architecture of the accelerator. The refined micro-architecture is the result of
refining the base micro-architecture using the specified refinements.
The engine compiler translates the engines’ code to Chisel code based on
the specified micro-architecture template. The engine compiler also generates
interface information, which is required to infer the interface types of the
composite components. An engine’s code can be in form of scheduled, stylized
C, described in Chapter 3. This is preferable when the programmer wants strict
control over the generated states in the engine’s state machine or the pipeline
stages in the engine’s pipeline. Alternatively, an HLS front end can be used
to translate an unscheduled C code to a scheduled intermediate form usable
by the Gorilla++ engine compiler. For the benchmarks of this thesis, the first
approach is used. Note that Gorilla++ refinements are back end optimizations
and are independent of the standard HLS scheduling techniques.
The refiner module applies the input set of refinements to the com-
position code and generates a new composition code.1 The collection of the
generated engines and top-level Chisel code is passed to the Chisel compiler to
generate either a gate-level C-simulation model or a gate-level Verilog model.
1The engines’ code solely describes the functionality of the engines and it is completely
independent of their micro-architectures. Micro-architecture details, however, are encoded
in the composition code.
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Figure 4.1: Gorilla++ compiler flow-chart.
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4.3 Composition compiler
Figure 4.2 shows the composite components of the histogram acceler-
ator shown in Section 3.5 of Chapter 3. The histograms component is the
result of replication of two instances of the histogramEngine; each uses an
oﬄoaded div floating point component. The histogramsAndIO is the result
of chaining three components, inputGenerator, histograms, and outpu-
tReporter. The top-level result component is generated by connecting the
histogramsAndIO to histogram lock and memory components using of-
fload composition. The memory component itself is generated by connecting
hCache to the DRAM using oﬄoad composition.
4.3.1 Lazy creation of components
The composition functions create components lazily using component
generators, which are in form of thunk subroutines [86]. A composition func-
tion receives a meta data object for each argument component and returns a
meta data object for the composite component. The meta data class is shown
below.
class componentMetaData {
inData: () => Data //input interface generator
outData: () => Data //output interface generator
offData: ArrayBuffer[offData] //offload interface generators
generator: () => gComponent //component generator
}
class gComponent {
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//Only the major variables are shown
val name: String
val lhsName: String
val parent: gComponent
val children: ArrayBuffer[gComponent]
val nodeType: Int
val engineAttributes: EngineAttributes
val pc : PC
val concurrentSafe : Boolean
}
class offData {
interfaceName: String //offload interface name
reqData: () => Data //offload request interface generator
repData: () => Data //offload reply interface generator
}
It consists of (i) the generators for input, output, and oﬄoad interfaces
and (ii) the generator of the component itself. Based on this information,
the function derives the composite component’s input, output, and oﬄoad
interface types and creates a generator for the composite component that (i)
calls the argument components’ generators to instantiate them, (ii) connects
the argument components and composite component interfaces according to
the semantic of the function, and (iii) connects the performance counter rings
between the argument components together and to the composite components’
corresponding ports.
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Figures 4.3, 4.4, and 4.5 show these detailed actions taken by the
Chain, Oﬄoad, and Replicate composition functions. In the Chain com-
position function, which has two argument components, the input interface
of the generated component is connected to the first component’s input and
its output is connected to the second component’s output. For the oﬄoad
interfaces of the argument components that have the same port name, an ar-
biter/dispatcher logic is instantiated automatically to merge the interfaces and
connect them to the corresponding interface in the composite component. The
rest of the oﬄoad interfaces are connected directly to the composite compo-
nent’s interfaces.
The input/output interfaces of a composite component generated by
the Oﬄoad are connected to the input/output interfaces of the first argu-
ment component (oﬄoading component). The set of oﬄoad interfaces in the
composite component are the union of the two argument components’ oﬄoad
sets minus the argument oﬄoad interface. Oﬄoad assumes that its argument
components, the oﬄoading and oﬄoaded components, do not have any com-
mon oﬄoad port.
For a composite component generated by the Replicate, the necessary
arbitration/distribution logic is added to dispatch the input data elements
to different instances of the argument component (replicated component) and
aggregate the output data elements from them. Also, the necessary arbitration
logic is automatically added to each oﬄoad interface to aggregate requests from
different instances of the replicated component to send them to a single oﬄoad
interface in the composite component. Similarly, the necessary distribution
logic is added to dispatch the replies from the composite component’s oﬄoad
interface to the replicated instances of the argument component.
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Figure 4.2: The composition components and performance counter ring in the
histogram accelerator.
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Operation In Out Offloads pcRing
z=
Chain(x,y)
z.in 
<> 
x.in
z.out
<> 
y.out
foreach offload w in (x.offloads ∩ y.offloads) {
z.offloads.w.req <> arbiter(x.offloads.w.req, y.offloads.w.req)
(x.offloads.w.rep, y.offloads.w.rep) <> dispatcher(z.offloads.w.rep)
}
foreach offload w in ((x.offloads – (x.offloads ∩ y.offloads)) {
x.offloads.w <> z.offloads.w
}
z.pcRing.in <> 
x.pcRing.in
z.pcRing.out <> 
y.pcRing.in
z.pcRing.out <> 
y.pcRing.out
Figure 4.3: The pseudo code for the Chain composition function.1
Operation In Out Offloads pcRing
z= 
Offload(x,y,p)
z.input 
<> 
x.input
z.output
<> 
x.output
foreach offload w in  (x.offloads – p) {
x.w.req <> z.w.req
x.w.rep <> z.w.rep
}
foreach offload w in (y.offloads) {
y.w.req <> z.w.req
y.w.rep <> z.w.rep
}
z.pcRing.in <> 
x.pcRing.in
z.pcRing.out <> 
y.pcRing.in
z.pcRing.out <> 
y.pcRing.out
Figure 4.4: The pseudo code for the Oﬄoad composition function.1
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Operation In Out Offloads pcRing
z= 
Replicate(x,n)
(x(1).in, …, 
x(n).in) <> 
dispatch(z.in
)
z.out = 
arbiter(x(
1).out, …, 
x(n).out)
foreach offload w in x.offloads {
z.offloads.w.req <>
arbiter(x(1).offloads.w.req, …, 
x(n).offloads.w.req)
(x(1).offloads.w.rep, …, 
x(n).offloads.w.rep) <>
dispatcher(z.offloads.w.rep)
}
z.pcRing.in <> 
x(1).pcRing.in
z.pcRing.out <> 
x(n).pcRing.out
for (I in 1 to n-1) {
x(i).pcRing.out <> 
x(i+1).pcRing.in
}
Figure 4.5: The pseudo code for the Replicate composition function.1
4.3.2 Generating the performance counter ring
Composition functions also create a performance counter ring between
the components. The ring is used to send commands to the logic that controls
performance counters and is also used to read the values of the counters.
Figure 4.2 shows the performance counter ring for the histogram accelerator.
Each component has an input ring port and an output ring port. It
receives tokens from its input ring port and either (i) replies to the token if the
token is addressed to the component itself, or (ii) passes the token to the out-
put ring port. In a composite component with a certain number of argument
components, the output ring port of each argument component is connected
to the next argument component’s input ring port. The first argument com-
ponent’s input ring port is connected to the composite component’s input ring
port and the last argument component’s output ring port is connected to the
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composite component’s output ring port.
4.4 Engine compiler
The Gorilla++ engine compiler uses templates to compile scheduled
processing steps into the hardware. A template is designed for an arbitrary
number of oﬄoad interfaces, an arbitrary number of processing steps, arbitrary
functionality in processing steps, and arbitrary interface types. Gorilla++’s
three engine templates are (i) simple state machine engines, (ii) multi-threaded
engines, and (iii) pipelined engines.
4.4.1 Simple state machine engines
When an engine is translated into a simple state machine, all processing
steps that do not have any oﬄoad calls are translated into a single state in the
state machine and all processing steps that have oﬄoad calls are translated
into two states in the state machine, a state for computations before oﬄoad
call(s) and a state for computations after oﬄoad call(s). Global variables are
translated into context memories and variables that are local to a processing
steps are translated into wires. Figure 4.6 shows an implemented engine using
a simple state machine template. Oﬄoad calls are shown using dashed lines
between the processing steps and the oﬄoaded components.
4.4.2 Multi-threaded engines
Whenever an engine is spending a large amount of time in the oﬄoad
call(s), it is reasonable to switch to the processing of another input data el-
1The <> operator is a bulk connectivity operator used in Chisel.
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Figure 4.6: A simple state machine engine.
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Context memory
Figure 4.7: The logical view of a multi-threaded engine.
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Figure 4.8: Implementation of a multi-threaded engine using a two-stage execution
pipeline.
ement while waiting for the response of the oﬄoad call(s). This is possible
because of the data-parallel nature of the Gorilla++ target applications. In-
spired by multi-threading technique in high-performance processors [23], we
refer to this type of concurrency as multi-threading. Each thread in an engine
is responsible for processing an input data element. Whenever a thread calls
an oﬄoad, the engine switches to another thread, processing another input
data element. In a multi-threaded engine, the necessary data-path and con-
trol logic is shared between different threads. However, the engine needs to
have a separate set of context memories for each thread (Figure 4.7).
4.4.2.1 Execution pipeline
A multi-threaded engine (shown in Figure 4.8) executes the processing
steps using a two-stage execution pipeline. The first stage of the pipeline, the
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preOff stage, executes all the computations of a processing step before the
oﬄoad calls. The second stage, the postOff stage, executes the computations
after oﬄoad calls. The thread associated with a given data element is either in
the preOff or postOff stage of the execution pipeline. Therefore, the preOff and
postOff computations of a single input data element are not executed in the
same clock cycle and consequently control or data dependencies are preserved.
The engine keeps track of threads using three bit vectors. The first
bit vector indicates whether a thread is stalled, waiting for an input data
element. The second bit vector contains all the threads that are in the preOff
stage, either performing the preOff computations or waiting for the oﬄoad
request acknowledgements.2 The third bit vector contains all threads that are
in the postOff stage, either performing the postOff computations or waiting
for oﬄoad replies.
At a given time, it is possible to have more than one candidate thread
to move from one bit vector to another. For the stalled bit vector, there might
be more than one stalled thread to start the computation of a data element.
For the pre-oﬄoad bit vector, there might be more than one thread ready to
execute the pre-oﬄoad computation and send its request(s) to the oﬄoaded
component(s). Similarly, for the post-oﬄoad bit vector, there might be more
than one thread that is finished with the post-oﬄoad computation and has also
received the oﬄoad replies. In all three cases, a fair encoder is used to select a
winner thread from the candidate threads. The fair encoders guarantee that
the threads are not starved in any of these three stages.
2It is possible that oﬄoaded component is not ready to accept a new request from the
oﬄoading engine
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4.4.2.2 Thread contexts
Thread contexts consist of all global variables in an engine kernel.
They also include the implicit variables, including Input, Output, State,
and emitReturnState (Section 4.4.2.3) variables. Each of these variables is
stored in a context memory, which is indexed using thread id of the current
active thread.
4.4.2.3 Receive/send processing steps
Each thread in a processing engine has a dedicated processing step for
receiving an input data element. Also, it has a dedicated processing step for
sending an output data element. These steps are hidden from the programmer.
The free threads stay in the receive processing step until an input data
element is assigned to them. When a new data element arrives, a thread from
the pool of available threads is selected for processing the data element. The
State variable for the thread is changed to the first processing step in the
computation kernel. The engine asserts the ready signal on its input as long
as there is an available free thread in the engine.
When threads emit outputs, they automatically switch to the send
processing step. A thread stays in the send processing step until it receives the
assertion of transfer using the ready signal of the output port. While staying
in this processing step, the engine asserts its valid signal on the output port.
4.4.2.4 Oﬄoad dispatch and wakeup logic
Apart from the preOff computations specified in a processing step, the
preOff stage is responsible for generating request(s) to the oﬄoaded compo-
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nents. The engine leaves the preOff stage and enters the postOff stage when-
ever all requests for all oﬄoad calls in a particular processing step are accepted
by the corresponding oﬄoaded component. Also, the engine leaves the postOff
stage and enters the preOff stage of the next processing step whenever all
replies form the oﬄoad calls are received.
When a thread in a preOff stage calls an oﬄoaded component, a request
is sent to the component by asserting the valid signal on the corresponding
request port. The request is kept asserted until the component acknowledges
receiving the request by asserting the ready signal on the same port (see Fig-
ure 4.9 for details). The actual request data (not shown in the Figure) is the
argument of the oﬄoad call. It is sent along the request valid signal. Also, the
request is tagged (not shown in the Figure) using the requester thread id and
the corresponding reply will carry the same tag.
When a response from an oﬄoad thread is received, the response tag
is used to find the corresponding requester thread. When the last response
from the oﬄoad component(s) of a given processing step is received, the cor-
responding thread is woken up and moved from the postOff thread list to the
preOff thread list to perform the next processing step. Figure 4.10 shows the
wake-up logic of a thread.
4.4.3 Pipelined engines
Whenever the control flow between processing steps is solely jumps
from one step to its next step, the engine compiler can generate a pipelined
engine.
In addition to hiding the latencies of the oﬄoad calls, pipelining im-
proves the throughput of an engine and can be useful if the engine needs higher
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Figure 4.9: Oﬄoad dispatch logic.
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Figure 4.11: A pipeline engine for a loop-free input engine code.
computation throughput.
4.4.3.1 Receive/send stages
A dedicated receive stage is added at the start of the engine’s pipeline
and a dedicated send stage is added at the end of the engine’s pipeline.
4.4.3.2 Split-phase stages
The engine compiler generates a preOff pipeline stage and a postOff
pipeline stage for every processing step with a call to an oﬄoaded component.
The structure of preOff dispatch logic and postOff wakeup logic in a
pipelined engine is very similar to the corresponding stages in a multi-threaded
engine. The main difference, however, is that unlike a multi-threaded engine,
which uses the same execution pipeline for all processing steps, a pipelined
engine has dedicated preOff and postOff stages for each processing step with
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oﬄoad calls.
4.4.3.3 Stall logic
In a pipelined engine, in addition to engine interfaces, each pipeline
stage follows the latency-insensitive protocol [12]. A preOff stage is stalled
when there is not any free pipeline register for accepting the result of the
stage (see the next subsection). When a preOff stage is stalled, due to the
lack of free oﬄoad context, the ready signal is de-asserted to ripple back the
stall behavior. A postOff stage is stalled, however, whenever its next stage
is stalled. The ready signal of the received pipeline stage is connected to the
whole engine ready signal, and the valid signal of the send pipeline stage is
connected to the whole engine valid signal.
4.4.3.4 Pipeline registers
A pipelined engine does not have any global context memory. The
global variables are kept in pipeline registers. For a given input data element,
corresponding global variables are marching along the input data element in
the pipeline registers through the pipeline stages.
A postOff stage has multiple contexts as its pipeline register, each as-
sociated with processing of a different data element waiting for the oﬄoad
call responses. Similar to a multi-threaded engine, the oﬄoad requests in a
pipeline engine are tagged using a unique id associated to the context id of the
data element. The same tag is used to find the corresponding context when
the oﬄoad reply is received.
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4.5 Refiner
The refiner module in the compiler generates a refined top-level compo-
sition code from (i) the original composition code and (ii) a set of refinements.
Each refinement consists of a design component that is going to be refined and
the corresponding refinement action that is changing the component.
4.5.1 Refinement rules
Table 4.1: Throughput refinements
Refinement Original pattern Refined pattern Criteria
Example:pre-
refine
Example:post-
refine
Pipelining
Bottleneck,
Concurrency
safe, Engine,
Pipelinable
x = En-
gine(”x.c”)
x =
PipeEngine(”x.c”)
Pipe-
oﬄoading
Bottleneck,
Concurrency
safe, Engine
with pipelin-
able onloaded
function, High
onload rate
x = En-
gine(”xy.c”)
x =
MTEngine(”x.c”,
2)
y =
PipeEngine(”y.c”)
xy = Oﬄoad(x,y)
Oﬄoading
Bottleneck,
Concurrency
safe, Engine
with onloaded
function, High
onload rate
xy = En-
gine(”xy.c”)
x =
MTEngine(”x.c”,
2)
y = En-
gine(”y.c”)
xy = Oﬄoad(x,
y)
Multi-
threading
Bottleneck,
Concurrency
safe, Engine,
High oﬄoad
rate
x = En-
gine(”x.c”)
x =
MTEngine(”x.c”,
2)
Replication
Bottleneck,
Concurrency
safe
x = En-
gine(”y.c”)
y = En-
gine(”x.c”)
x = Replicate(y,
2)
Tables 4.1 and 4.2 list the Gorilla++ throughput and area refinement
rules. The table entries contain the criteria that are necessary to activate a
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Table 4.2: Area refinements
Refinement Original pattern Refined pattern Criteria
Example:pre-
refine
Example:post-
refine
Component
removal
Under-utilized,
replicated
component
x = Repli-
cate(y, 3)
x = Replicate(y,
2)
Thread
removal
Under-utilized,
multi-threaded
engine
x =
MTEngine(”x.c”,
3)
x =
MTEngine(”x.c”,
2)
Oﬄoad-
sharing
Multiple under-
utilized, state-
less, and of-
floaded compo-
nent
u = Oﬄoad(x,
z)
v = Oﬄoad(y,
z)
w = Chain(u,
v)
u = Chain(x, y)
w = Oﬄoad(u, z)
Onloading
Under-utilized,
oﬄoading
and oﬄoaded
engines
x =
MTEngine(”x.c”,
2)
y = En-
gine(”y.c”)
u = Oﬄoad(x,
y)
u = En-
gine(”xy.c”)
rule. Chapter 5 elaborates on the rules criteria. The tables also present an
example of composition code before and after applying the rule.
Throughput refinements include pipelining, pipe-oﬄoading, multi-threading,
oﬄoading, and replication. Pipelining changes an engine to a split-phase
pipeline. Multi-threading transforms a single-threaded engine into a multi-
threaded engine or increases the number of threads in an already multi-threaded
engine. Unlike pipelining, multi-threading can be applied to any arbitrary en-
gine, even one with a loop in the control flow graph. Oﬄoading combines
(i) creating a new stand-alone engine as an oﬄoaded component from an on-
loaded function and (ii) if necessary, increasing the number of threads in the
oﬄoading engine.
Pipe-oﬄoading combines (i) creating a new stand-alone engine as an
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oﬄoaded component from an onloaded function, (ii) pipelining the oﬄoaded
engine, and (iii) if necessary, increasing the number of threads in the oﬄoad-
ing engine. This rule enables pipelining of the part of the engine that is
not efficiently pipelinable as a whole. This is done by separating it into an of-
floaded engine that can then be pipelined using Gorilla++ split-phase pipeline
template (Figure 4.12). Pipe-oﬄoading is the combination of pipelining, of-
floading, and multi-threading refinements.
The above three refinements can be applied only on engines, and not on
composite components. The replication refinement, however, can be applied
on both engines and composite components.
The component removal rule can be used to save the area by decrement-
ing the replication factor of under-utilized, replicated components. Similarly,
if a thread in a multi-threaded engine is under-utilized, the thread removal rule
can be used to save the area by decrementing the number of threads. Oﬄoad-
sharing (Figure 4.13) is applied when more than one instance of a stateless and
oﬄoaded component is under-utilized. In such a case, the oﬄoaded component
is shared between oﬄoading ones to save area. The onloading rule, which is
the opposite of the oﬄoading rule in the throughput refinements, transforms
an oﬄoaded engine into a function in the oﬄoading engine. This is done when
there is no need for oﬄoading parallelism. Onloading saves area by elimi-
nating extra overhead associated with two independent engines, including the
oﬄoad interface area overhead. De-pipelining transforms a pipelined engine to
a pipelined one when the extra area overhead associated with the pipelining
is not beneficial.
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Figure 4.12: Pipe-oﬄoading refinement to pipeline part of an engine that is not
efficiently pipelinable as a whole.
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Figure 4.13: Oﬄoad-sharing refinement to share under-utilized, oﬄoaded compo-
nents with the same type.
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4.5.2 Single function assignment (SFA) form and source rewriting
The refiner program rewrites the design composition code in order to
refine its micro-architecture. This requires a clear, one-to-one mapping be-
tween the design components and their representations in the composition
code. Therefore, Gorilla++ creates a SFA form for a composition code and
uses this form in the rest of the compilation process. In SFA form, every com-
ponent is created in a separate assignment. Below is a part of the composition
code that creates the histograms component in the histogram accelerator,
described in Section 3.5 of Chapter 3.
val histograms = Replicate(Offload(histogramEngine, div), 2)
The equivalent SFA form for the above code contains two statements as
follows. Using the SFA form, the composite components, which are the result
of Oﬄoad and Replicate compositions, are generated in separate statements.
val x1 = Offload(histogramEngine, div)\\
val histograms = Replicate(x1, 2)
4.6 Comparing Gorilla++ to closely related work
Gorill [51], the predecessor of Gorilla++, used multi-threading with the
support of out-of-order processing of input data elements when oﬄoad accesses
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have variable latencies. Similar technique were used by Halstead and Najjar
and Tan et al. [32, 84] to enable out-of-order execution of data elements in a
pipeline.
The technique proposed by Liu et al. [57] is similar to Gorilla++ Chain
parallelism. However, it captures the parallelism from the sequential descrip-
tion and therefore it can be used as a complement to Gorilla++.
Gorilla++ refinement technique based on rewriting the functional de-
scription is similar to SAFL+. However, unlike SAFL, Gorilla++ uses pure
sequential notion for designing the leaf components and only use functional
composition at the coarse granularity. Also, the micro-architecture refinements
in Gorilla++ have much more variety. Finally, Gorilla++ uses a systematic
method, based on detecting inefficiencies in the design, to choose a particular
refinement among all refinements.
Gorillla++ refinements that are related to the oﬄoad connections in-
cluding multi-threading, oﬄoading, pipe-oﬄoading, and oﬄoad-sharing are
not part of SDF-based refinements, since oﬄoading is not a first-order connec-
tion type in SDF-based HLS.
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Chapter 5
Gorilla++ rule-based design space exploration
5.1 Related work: design space exploration in HLS
In order to find the right micro-architecture to capture the coarse-grain
parallelism in the application, an HLS tool should (i) build the design space
of different micro-architecture alternatives and (ii) explore the design space
to find the most efficient alternative in terms of performance, area, and/or
power consumption. This section describes the related work to the Gorilla++
rule-based DSE with respect to these two subtasks.
5.1.1 Building the design space
5.1.1.1 Parametric designs
One solution to build the micro-architecture design space is to rely
on the programmer to encode the micro-architecture design space explicitly.
Building a highly parametric design is more complex than a non-parametric
one. However, in many cases, the benefit of using a parameterized design,
specially when some of the design constraints are not predictable at the early
stage of the design process, outweighs the initial design cost [78]. A class of
hardware description languages, including Genesis [79] and Chisel [4], facilitate
this design approach with special language constructs for parameterization.
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5.1.1.2 Refinement patterns
An alternative method to build the design space is to automatically
perform refinements in the design using a compiler. Two examples of these
methods are presented in Section 4.1 of Chapter 4 as (i) refinement of rule-
based designs and (ii) refinement of SDF-based designs.
5.1.2 Exploring the design space
5.1.2.1 Closed-form formulations
StreamIt showed that by using the notion of balance equations in SDF
and little’s law along the work estimates of dataflow nodes, the problem of
selecting the types and degrees of parallelism can be solved using closed-form
formulations.
Cong et al. [20] used a similar approach for finding (i) the degree of
pipelining and (ii) the replication factor of each node using static formulation.
They used the area of pre-compiled individual modules to estimate the total
accelerator area. Li et al. [54] presented a formulation for finding the right set
of merging and splitting refinements for dataflow nodes. They used an area
model consisting of the interface area and the main logic area for each dataflow
node to estimate the refined node areas after merging or splitting.
5.1.2.2 Generic optimization methods
Generic optimization algorithms can be used to explore the design
space. Given a utility function that specifies the quality of results for a given
performance and area and based on the generated design space for a design,
these algorithms can find an optimal point in the design space to find an op-
timal utility function. Hill climbing [35] and simulated annealing [82] are two
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prominent examples of such generic optimization algorithms.
5.2 Performance counters
Table 5.1: Major Gorilla++ performance counters
Performance
counter
Details
Back-pressure # of cycles in which a source component has a data
element to transfer but the sink component cannot
accept the data
Under-
utilization
# of cycles in which a sink component is ready to
accept a data element but the source component does
not have any data to send
In/out
throughput
# of received or sent data elements/total cycles
Oﬄoad rate # of cycles waiting for an oﬄoad/number of execu-
tion cycles
Processing
step utiliza-
tion
# of cycles an engine spends on each processing
step/number of execution cycles
Gorilla++ components have a set of performance counters (Table 5.1)
that can be used to find and eliminate possible inefficiencies in the design.
Performance counters can be implemented as part of the accelerator hardware.
A dedicated ring network is automatically inserted in the design to access
the counters. During the auto-refinement process, Gorilla++ extracts the
counters periodically and reports them to the refiner program. Performance
counters are implemented within components’ abstract classes and, therefore,
are completely transparent to the Gorilla++ programmers.
Figure 5.1 shows the overhead of performance counters on the area
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Figure 5.1: The overhead of performance counters on the area and simulation time
of different benchmarks.
and simulation time of different Gorilla++-generated accelerators, described
in Chapter 6. Performance counters and their associated logic have an av-
erage simulation time overhead of 20.6% and an average area overhead of
26%. After the auto-refinement process, the design can be recompiled without
performance counters, eliminating the area overhead. Since the performance
counters are non-intrusive, they do not have any overhead on the throughput
of accelerators in terms of generated data elements per cycle. The performance
counters, however, may affect the maximum clock frequency of the accelerators
during the profiling phase.
5.3 Rule activation criteria
This section elaborates the criteria of activating the refinement rules in
Tables 4.1 and 4.2.
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5.3.1 Bottlenecks
Throughput refinements are applied only on bottleneck components. A
bottleneck component is one whose input is back-pressured (Table 5.1) but nei-
ther its output nor its oﬄoad interfaces are back-pressured (i.e., inputBackPressure >
α1 and outputBackPressure ≤ α and ∀i, 1 ≤ i ≤ numberOfOffloads,
offloadBackPressure(i) ≤ α). If either one of the oﬄoad ports or the output
port has a high back-pressure rate, the component is not considered a bottle-
neck. In this case, there is a downstream component in the design that is the
bottleneck. We assume that there is no back pressure on the primary output
of the design.
5.3.2 Engines with high oﬄoad/onload rate
Multi-threading (Table 4.1) refinement is applied only if the engine’s
oﬄoad time (Table 5.1) is large enough to overlap the compute time of an ex-
tra thread (i.e. offloadRate ≥ (1/β)∗numOfThreads∗(1−offloadRate)).2
Figure 5.2 shows an example of an engine with threads that have large enough
oﬄoad times. In this case, the refinement changes the number of threads to
four (from three). This is because the sum of three compute times is less than
a single oﬄoad time. Therefore, ideally, at any given time, an engine can
have one thread to perform computation while three other threads waiting for
the oﬄoad. The same condition is used for the oﬄoading and pipe-oﬄoading
refinements to check whether increasing the number of threads in the oﬄoad-
ing engine is beneficial. The oﬄoad time is estimated as the original engine’s
1α (0 < α < 1) is a constant number
2β constant (0 ≤ β ≤ 1) is introduced to avoid thrashing when the conditions are satisfied
only marginally.
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Figure 5.2: Calculating the number of threads based on the thread’s compute and
oﬄoad time.
oﬄoad time plus the compute time of the onloaded function. Also, the com-
pute time is estimated as the original engine’s compute time minus onloaded
function compute time.
5.3.3 Under-utilization
In a replicated component, if the amount of under-utilization is bigger
than 1/(β ∗ replicationFactor),2 the component removal rule decrements the
replication factor to save the area. Similarly, in a multi-threaded engine, if the
amount of under-utilization is bigger than 1/(β ∗numOfThreads),2 the num-
ber of threads is decremented. When there is an oﬄoad relationship between
two engines and both of the engines have an under-utilization more than γ ,
the onloading refinement merges two engines into a single engine.
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In oﬄoad sharing refinement, the utilization of the new, shared com-
ponent is projected from the utilization of non-shared ones based on the
1/β ∗∑c∈C(1 − underUtilization(c)) formula2, with C denoting the set of
non-shared instances of the same component. The refinement is not applied if
the new utilization is greater than one.
5.3.4 Safety of refinements
Throughput refinements are only allowed for concurrency-safe compo-
nents. An engine is concurrency-safe if either (i) it does not have any of-
floaded memory components, either directly or indirectly through interme-
diate oﬄoaded components or (ii) it is annotated by the programmer as a
concurrency-safe engine. In the latter case, the programmer must introduce
the necessary locks to ensure data-race-freedom for accesses to the shared,
oﬄoaded memory components.
A composite component is not concurrency-safe, if it includes a memory
or a lock component or if it includes a non-concurrency-safe component. All
other composite components are concurrency-safe.
5.4 Refinement algorithm
The goal of the refinement algorithm is to explore the design space
and maximize a utility function for a given (i) injected throughput and (ii)
available area resources (areaCeiling).
Given a (i) throughput for the refined design (denoted as Tr) and a
throughput for the baseline design (denoted as Tb), (ii) FPGA lookup ta-
ble utilization for the refined design (denoted as Lr) and FPGA lookup table
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utilization for the baseline design (denoted as Lb), and (iii) FPGA DSP uti-
lization for the refined design (denoted as Dr) and FPGA DSP utilization for
the baseline design (denoted as Db), a utility function is defined using the
following formula.
Utility =
{
(θ ∗ Tr/Tb)− (η ∗ (Lr/Lb+Dr/Db)) area ≤ areaCeiling
0 area ≥ areaCeiling
The utility function scalarizes the throughput and area into a single
number.3 The number is used to determine whether the new design is closer
to the performance goals. For the benchmarks that do not use any DSP blocks,
the corresponding term is omitted.
The algorithm (Figure 5.3) iteratively optimizes the design by applying
the refinement rules in two phases. In the first phase, only throughput refine-
ments are applied and in the second phase only area refinements are applied.
The algorithm ignores the refined design if the design utility is not improved.
In each phase, the algorithm goes through the design components and
for each component determines which Rex refinement rules are applicable to
the component. The rules are searched based on a static priority that corre-
sponds to their order in Tables 4.1 and 4.2. For the throughput optimization
phase, the algorithm considers the lower-level components in the design hi-
erarchy before the higher-level ones. For the area optimization phase, the
algorithm considers the higher-level components before the lower-level ones.
This is to minimize the area overhead of throughput refinements and maxi-
mize the area saving of area refinements. The rule criteria are checked before
3θ and η constants are parameters of the refinement algorithm, which can be set by the
user.
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applying the refinement on a particular component. If the utility is not im-
proved, the algorithm proceeds to the next rule or the next component. When
all the components are exercised for the throughput optimization phase, the
algorithm switches to the area optimization phase. The algorithm terminates
when all components are visited in both phases.
Figure 5.3 shows the pseudo-code for the Gorilla++ refinement algo-
rithm. The auto-refinement process optimizes for a single objective, either
throughput or area, at any iteration. The algorithm determines which Go-
rilla++ refinement rules are applicable to each individual component in the
design. For throughput optimization, the algorithm considers the lower-level
components in the design hierarchy before the higher-level ones. For area op-
timizations, the algorithm considers the higher-level components before the
lower-level ones. This is to minimize the area overhead of throughput refine-
ments and to maximize the area saving of area refinements. The rule criteria
(Tables 4.1 and 4.2) are checked before applying the refinement on a particular
component.
If the utility is not improved by the refinement, the algorithm back-
tracks and the new micro-architecture is ignored. In such a case, the algorithm
proceeds to the next rule or the next component. When all the components
are exercised for throughput refinements, the algorithm switches to the area
mode.
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refine() {
/*Variable declarations not shown*/
utility = baseMicroArchUtility();
components = parseDesign(); components.sort(bottumUp);
while (!refineStep(throughputObjective, components, utility));
components = parseDesign(); components.sort(TopDown);
while (!refineStep(areaObjective, components, utility));
}
boolean refineStep(objective_t objective,
components_t components, double &lastUtility) {
/*Variable declarations not shown*/
for (c = components.begin(); c != components.end(); c++) {
for (r = rules[objective].begin();
r != rules[objective].end(); r++) {
if (r.criteria(c, objective)) {
r.test(c, &throughput, &area); //Synthesis and simulate
newutility = utilityFunc(throughput, area);
if (newUtility > utility && area < areaCeiling &&
throughput > throughputFloor) {
r.applyRefinement(c); //Change the design
utility = newUtility; return false;}}}}
return true;}
Figure 5.3: Pseudo-code of the Gorilla++ refinement algorithm.
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5.5 Refining the case study histogram accelerator
5.5.1 Rule-based refinement
Figure 5.4 shows the refinement steps for the histogram accelerator
and the effect of each refinement on the throughput, area, and back-pressure
values of the histogram and cache controller engines. The first refinement is
pipe-oﬄoading the “classify” function into a separate pipelined engine shared
by histogram engines (Section 4.5.1).4 The rest of the refinements increase
the number of threads in the histogram and cache controller engines. Back-
pressures show how bottlenecks are moved between the two engines during the
refinement steps. Since the tester is always ready to inject a new value, the final
back-pressure on the histogram engine is still high. However, the refinement
process stops due to the diminishing return of increasing the number of threads.
The same experiment is repeated for three different histogram input
data sets. For the first data set, dense histogram (DH), the tester sends
random input numbers in the range of the first 16 buckets. Therefore, most
of the accesses to the cache are hit accesses (cache size is 1,024 words). For
the second experiment, sparse histogram (SH), the tester sends random input
numbers in the range of all 8,192 buckets. In this experiment, however, most
of the accesses to the cache are miss accesses. For the third experiment, the
tester mixes the first and the second input data sets with equal probability.
For each of these three input data sets, Gorilla++ generates a different micro-
architecture.
A small micro-architecture is generated for the DH input with two
histogram engine threads and two cache controller threads. Since this input
4Note that due to a control flow loop in the report code, the histogram engine cannot be
pipelined by itself.
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Figure 5.4: The refinement steps of the histogram accelerator. Number of buckets
= 8,192. Throughput and area numbers are normalized to their maximum values.
data set causes fewer cache misses, a micro-architecture with less memory-
level parallelism, is generated. A medium micro-architecture is generated for
the mixed input data set with three histogram engine threads and three cache
controller threads. A large micro-architecture is generated for the SH input,
with four histogram engine threads and five cache controller threads. This
micro-architecture has a high enough memory-level parallelism to tolerate the
high miss-rate.
Figure 5.5 shows how the throughput is changed when each of these
three input data sets is used on each of the three generated micro-architectures.
For a given input data set, using a different micro-architecture than the one
customized for the data set results either in a lower throughput or a higher
area.
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Figure 5.5: Throughput of three different input data sets on three Gorilla++-
generated micro-architectures for the histogram accelerator. Throughputs are nor-
malized to the throughput of dense histogram input data. Areas are normalized to
the area of large micro-architecture.
5.5.2 Manual construction of the design space
In order to compare a Gorilla++ rule-based DSE with a generic op-
timization algorithm, a parameterized version of the design is required. Go-
rilla++, however, does not require a designer to parameterize the design ex-
plicitly. Figure 5.6 shows a parameterized version of the histogram accelerator.
The oﬄoadedClassifier parameter specifies whether the classifier function is
an onloaded function, an oﬄoaded pipelined engine, or an oﬄoaded multi-
threaded engine. The numOfHistogramThreads parameters specifies the
number of threads in the histogramEngine. The numOfClassifierThreads
determines the number of threads in the classifer, if it is implemented as
a stand-alone oﬄoaded engine. The numOfCacheThreads determines the
degree of memory-level parallelism in the blocking cache. Finally, the nu-
mOfHistogramEngines specifies the replication factor that is used for repli-
cating the histogramEngines.
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class Top extends gComponent with include {
val inputGenerator = Engine("inputGenerator.c")
val histogramEngine = if (__offloadedClassifier__ == ONLOADED) {
yield MTEngine("histogramEngine.c",
__numOfHistogramThreads__)
} else if (__offloadedClassifier__ == PIPEOFFLOADED) {
yield Offloaded(MTEngine("histogramEngine.c",
__numOfHistogramThreads__),
PipeEngine("classifier.c"), classifier)
} else if (__offloadedClassifier__ == OFFLOADED) {
yield Offloaded(MTEngine("histogramEngine.c",
__numOfHistogramThreads__),
MTEngine("classifier.c", __numOfClassifierThreads__),
"classifier")
}
val outputReporter = Engine("outputReporter.c")
val hCache = Cache(height=1024, lineSize=128, tagSize=20,
numOfThreads = __numOfCacheThreads__)
val memory = Offlod(hCache, DRAM)
val histogramLock = lock(BUCKETS)
val div = FPDivider()
val histograms = Replicate(Offload(histogramEngine, div),
__numOfHistogramEngines__)
val histogramsAndIO= Chain(inputGenerator, histograms,
outputReporter)
val result = Offload(histogramAndIO, memory, histogramLock)
}
Figure 5.6: Parameterized histogram composition code.
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Chapter 6
Gorilla++ in Practice
6.1 In-line acceleration
It is important to understand the role of Gorilla++-generated acceler-
ators in the whole system. One interesting possibility is to use them as in-line
accelerators. In-line accelerators [50] are a broad category of accelerators for
NBD applications that process incoming packets right after they are received
from the network.
As shown in Figure 6.1, an in-line accelerator sits between the network
interface and the general-purpose cores and intercepts incoming packets com-
ing from the network. In its general form, an accelerator can (i) process the
packets completely without involving general-purpose cores , (ii) process the
packets partially, leaving the rest of the computation for the general-purpose
cores, or (iii) pass through the packets to the general-purpose cores without
processing them.
The important characteristic of the in-line acceleration notion is that
applications can be sliced into (i) a simple, fast-path that is executed by the ac-
celerator and (ii) a complex, slow-path that is executed by the general-purpose
cores. This notion decreases the complexity of the accelerator and leverages
the “optimize the common case” design principle. The expensive hardware
resources are spent on the part of the application that is frequently used and
consequently essential to increase the overall application performance.
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Figure 6.1: The role of in-line accelerators in a system.
Although this technique was previously used such as in high-end packet
processing systems by manually splitting the fast-path (data plane) and slow-
path (control plane), we proposed a semi-automated technique [50] for slicing
a server application into an accelerated fast-path and a slow-path running on
a general-purpose processor.
Handling a high throughput of IO packets, can cause inefficiency in
traditional general-purpose processors. Several techniques have been proposed
to resolve this problem, including integrated NIC [5], cache intervention on
NIC [41], and user-level networking protocol with direct access to low-level
packet buffers [65]. In-line acceleration eliminates the copying of the packets
completely by moving the computation into the NIC rather than moving the
data from NIC to the main memory.
For all the benchmark applications presented in this chapter, the Gorilla++-
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generated hardware can be used in a system as an in-line accelerator.1
Table 6.1 shows the details of the benchmark applications, including
their sources of irregularity and the number of lines of code (LoC) for (i) the
Gorilla++ description and (ii) the generated Chisel description. The table
also includes the injected input throughput to the accelerator under the test2
.
6.2 Experimental setup
The Gorilla++-generated Chisel is compiled to Verilog, which is later
synthesised and placed and routed using the Xilinx ISE 13.1 tool set on a
Virtex-6HX255T device. In these experiments, the areaCeiling is set to 30% of
the FPGA resources (Figure 5.3). The α, β, and γ constants (Section 5.3) are
set to 20%, 80%, and 50% respectively. The constants in the utility function
(Section 5.4), θ and η, are set to 150,000 and 10,000, respectively. The above
parameters can be changed by the Gorilla++ user to set different trade-offs
between exploration time, area, and throughput.
6.2.1 Characteristics of the baseline generic optimization algorithms
We compare the Gorilla++ refinement algorithm against two generic
optimization algorithms, hill climbing [35] and simulated annealing [48]. Dur-
ing the optimization process in the design space, the hill climbing switches to
1The K-means and PageRank accelerators are setup as a single stand-alone hardware
in order to make their evaluation simpler. However, since their streaming architecture is
adopted from Dryad [42] project, both of these accelerators can be changed to a multi-
computer setup.
2The primary reason to use a throughput less than a one is to avoid long exploration
time by generic optimization algorithms
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the first neighbor design point that has a higher utility. Simulated annealing,
however, may accept design points with a lower utility than the current util-
ity during the optimization process. This enables the optimization to escape
from local maximums in many cases. Accepting a lower utility is controlled
by a probabilistic parameter, temperature parameter. A higher tempera-
ture increases the probability of accepting a lower utility design point. On the
other hand, a lower temperature decreases the probability of accepting a lower
utility design point. The algorithm starts with a high temperature value and
decreases the temperature gradually. A zero temperature causes the algorithm
to behave like a hill climbing.
In our experiments, the simulated annealing starts with a temperature
value of 50000 and then decreases the temperature in five rounds. In each
round, the number of iterations is multiplied by a factor of 1.5x. The initial
round has 10 iterations. There is no limit on the number of iterations for
the last round which has a zero temperature. A design with a lower utility is
accepted if the result of e(newUtility−oldUtility)/temprature is greater than a random
number between zero and one.
Unlike Gorilla++, in order to use these generic optimization algorithms,
a parameterized version of the design is required. We make sure that the design
parameters encode the same design space that Gorilla++ explores.
6.2.2 DRAM model
For PageRank and Memcached benchmarks, which use a DRAM as
part of the design, a DRAM model is written using Gorilla++. The DRAM
model consists of 1 Rank * 8 Chips * 8 Banks * 8 DRAM arrays * 16Mbits.
Row buffer size is 4KBytes resulting in 12bits for column address and 12bits
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for row address. Row buffer hit latency, row buffer conflict latency, and ad-
dress/command/data transfer latency are modeled as 20ns, 60ns, and 10ns
respectively. The model services the DRAM requests based on first ready -
first come first server (FR-FCFS) scheduling [73].
Table 6.1: Characteristics of the Gorilla++ benchmark applications
Application Description Sources of irregu-
larity
Gorilla++
LoC (Top-
level / en-
gines)
Generated
Chisel LoC
Injected
throughput
(data ele-
ments/cycle)
IPv4/IPv6
router
Layer three
IPv4/IPv6 router
with direct lookup
and QoS count-
ing [51]
Different pro-
tocols, accesses
to shared QDR
interfaces
28 / 280 1,385 1
MPLS
switch
Layer two-and-half
MPLS switch with
two-level tag lookup
and QoS count-
ing [51]
Different number
of MPLS tags, ac-
cesses to shared
lookup and QDR
interfaces
34 / 312 1,643 0.5
K-means Iterative, parallel K-
means clustering al-
gorithm [42]
Access to shared
distance calcula-
tors
28 / 463 1,532 0.005
PageRank Iterative, parallel
rank calculation
algorithm for web
pages [42]
Different num-
ber of links per
page, access to
cache/DRAM,
access to shared
rank calcu-
lators/rank
accumulators
33 / 491 1,931 1
Memcached Fast path get-only
handler for Mem-
cached key-value
server [50]
Pointer chas-
ing in hash
table, access to
cache/DRAM,
access to shared
hash engines
22 / 820 2,910 1
6.3 IPv4/IPv6 header processor
IP routers are layer 3 networking devices that process incoming packets
to determine the output port they should be forwarded. This is done by
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Figure 6.2: Processing steps for the IPv4/IPv6 header processor.
inspecting and updating layer 2 and layer 3 packet headers. Figure 6.2 shows
the main processing steps of an IPv4/IPv6 router. The entry point in the
processing of a packet is the Dispatch step. It checks the layer 2 protocol and
jumps to the appropriate state for processing the protocol header. In Figure 6.2
only one layer 2 protocol, Ethernet, is shown. The Ethernet step detects the
layer 3 protocol and also checks the integrity of the Ethernet header.
Processing the layer 3 protocol, either IPv4 or IPv6, consists of extract-
ing the packet fields, checking the integrity of the fields, classifying the packet
by looking up the source and destination addresses, incrementing the quality
of service (QoS) counters, and finally updating the packet header fields. The
destination port for the packet is determined using a lookup process and the
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packet is forwarded to that port. Processing IPv6 is similar to IPv4, except
that IPv6 has a different header format with longer source and destination
addresses. The exit point for processing a packet in Figure 6.2 is the Emit
step.
Like our previous work [51], a trie-based IP lookup algorithm is used.
The IPv4 lookup algorithm divides a 32-bit IPv4 address into three chunks of
20 bits, 4 bits, and 8 bits. At each stage, the memory address is calculated
using the current address chunk and the value returned from the memory in
the previous stage. If the entry is a leaf entry, no further read requests for
that particular lookup are made. The IPv6 lookup accelerator is similar to
the IPv4 lookup accelerator, but the number of trie levels is six instead of
three. Therefore, each IPv6 lookup accelerator may have up to twice as many
memory accesses as IPv4 lookup. The QoS counter requires six accesses to
memories, including three read accesses and three write accesses. To measure
the performance of the generated IP header processor, we use IPv4 and IPv6
headers randomly with equal probability.
6.3.1 Base micro-architecture
The Gorilla++ composition code of the IPv4/IPv6 header processor is
shown in Figure 6.3. The corresponding base micro-architecture is shown in
Figure 6.4. An IP engine processes the IP headers. The engine consists of
IPv4 and IPv6 onloaded lookup functions as well as a QoS counter onloaded
function. Four QDR memories keep the lookup and QoS data. In our im-
plementation, we model each QDR memory using three on-chip scratch-pad
memories. Due to limited on-chip memory capacity, however, a small lookup
table is used. As shown in our previous work [51], a single QDR chip [71]
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class Top extends gComponent with include {
val ipEngine = Engine("ipEngine.c")
val mems = for (i <- 0 until 8) {
yield spMem(height=1024, width=32, "MemInitialConent" + i)
} ++ for (i <- 9 until 11) {
yield spMemRW(height=1024, width=64, "MemInitialConent" + i)
}
val qdr1Mem = mems.slice(0, 2)
val qdr2Mem = mems.slice(3, 5)
val qdr3Mem = mems.slice(6, 8)
val qdr4Mem = mems.slice(9, 11)
val memOffloads = ArrayBuffer((qdr1Mem(0), "lookupv4Mem1"),
(qdr1Mem(1), "lookupv4Mem2"), (qdr1Mem(2), "lookupv4Mem3"),
(qdr2Mem(0), "lookupv6Mem1"), (qdr2Mem(1), "lookupv6Mem2"),
(qdr2Mem(2), "lookupv6Mem3"), (qdr3Mem(0), "lookupv6Mem4"),
(qdr3Mem(1), "lookupv6Mem5"), (qdr3Mem(2), "lookupv6Mem6"),
(qdr4Mem(0), "qosMem1"), (qdr4Mem(1), "qosMem2"),
(qdr4Mem(2), "qosMem2"))
val result = Offload(ipv4Engine, memOffloads)
}
Figure 6.3: Composition code for an IPv4/IPv6 header processor.
with four million words capacity is big enough to accommodate lookup tables
for four RIPE [72] routing tables3. Each QDR channel was attached to one
such QDR chip. A shim logic was used to interface to QDR memory. The
shim provided the exact same input/output and timing as three independent,
on-chip memories. Therefore, the same accelerator, when attached to off-chip
QDR memories, is capable of processing headers with large lookup tables.
3(i) rrc00, Ripe NCC Amsterdam, (ii) rrc01, Linux London, (iii) rrc02, Sfinx Paris, and
(iv) rrc16, Miami
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Figure 6.4: IPv4/IPv4 header processor base micro-architecture.
6.3.2 Refined micro-architecture
Gorilla++ refines the micro-architecture of the IPv4/IPv6 header pro-
cessor in 19 iterations. The refined micro-architecture, shown in Figure 6.5,
consists of 12 replicated IP engines. Each engine has three execution threads.
Engines are connected to shared and pipelined IPv4 lookup, IPv6 lookup,
and a QoS counter.
A parameterized version of the composition code with the parame-
ters specified in Table 6.2 is written and used to generate a refined micro-
architecture using hill climbing and simulated annealing DSE algorithms. The
result of exploring the design space using generic optimization algorithms as
well as the Gorilla++ rule-based DSE is shown in Figure 6.6. The horizontal
axis shows the number of iterations for each change in the design. The vertical
axis shows the utility function (Section 5.4). The hill climbing algorithm ex-
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Figure 6.5: IPv4/IPv4 header processor refined micro-architecture.
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Figure 6.6: DSE of the IPv4/IPv6 header processor (i) HC:hill climbing, (ii)
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Table 6.2: Parameters in the manually parameterized IPv4/IPv6 header processor
Parameter Type Range Initial value
IPv4 lookup oﬄoad type oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
IPv6 lookup oﬄoad type oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
QoS counter oﬄoad type oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
Number of IP engine
threads
numeric 1-8 1
Number of IP engines numeric 1-16 1
plores the design space in 78 iterations and the simulated annealing algorithm
explores the design space in 112 iterations.
Table 6.3 shows the results of the generated IPv4/IPv6 header proces-
sors using different DSE methods including the throughput, number of LUT
resources, number of register resources, and the maximum clock frequency. Go-
rilla++ and simulated annealing generate the same micro-architecture. Hill
climbing, however, generates a micro-architecture with more threads and fewer
engines. This is because hill climbing chooses multi-threading six times, even
when it provides a small utility improvement. Simulated annealing, however,
can revert this decision and increase the number of engines instead. When
refinement-based DSE is used, the oﬄoad rate criteria (Section 5.3.2) ensures
that Gorilla++ uses multi-threading when it provides large utility improve-
ment.
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Table 6.3: Area resources, clock period, and performance of generated IPv4/IPv6
header processor using different DSE algorithms
DSE algo-
rithm
LUTs Regs DSPs Clock
period
(ns)
Performance
(Million
packets per
second)
Generated configuration
Gorilla++
rule-based
refinement
39,526 57,752 0 7.5 53 12 IP engines each with
three threads, pipelined
and oﬄoaded IPv4 lookup,
IPv6 lookup, and QoS
counter
Hill climb-
ing
60,957 84,983 0 8.3 42 10 IP engines each with six
threads, pipelined and of-
floaded IPv4 lookup, IPv6
lookup, and QoS counter
Simulated
annealing
39,526 57,752 0 7.5 53 12 IP engines each with
three threads, pipelined
and oﬄoaded IPv4 lookup,
IPv6 lookup, and QoS
counter
6.4 MPLS header processor
An MPLS switch is also a networking device that determines the output
port to which the incoming packets should be forwarded. There are three
main differences between an MPLS switch and a IP router. First, MPLS is a
lower-level protocol and as the result it can encapsulate any layer 3 protocol.4
Second, since MPLS labels are 20 bits (compared to 32-bit IPv4 address and
128-bit IPv6 address) the lookup process is simpler. Third, MPLS is designed
with the intrinsic support for stacking the labels, e.g., for tunneling the packets
through transient networks.
Figure 6.7 shows the main processing steps of an MPLS header proces-
sor. After the Dispatch and Ethernet steps, the label(s) are processed. The
TTL (time-to-live field) for each label is checked in the MPLS check step. The
4The MPLS header is often placed between the layer 2 and layer 3 protocol headers.
Therefore, it is referred to as a layer 2.5 protocol.
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Figure 6.7: Processing steps for the MPLS header processor.
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label is looked up in the Lookup level 1 and Lookup level 2 processing steps and
based on the result of the lookup, the MPLS action step decides either (i) to
swap a label with a new one or (ii) to keep the label intact. The lookup process
also determines if consequent labels should be investigated or not. Based on
the result of the last lookup, the output port that the packet should be sent to
is determined. At the end, a QoS counter is updated and the updated header
is emitted to the output.
For each MPLS packet, up to four lookups are performed. Like our
previous work [51], we use a two-level lookup architecture. The first-level
lookup is a two-level trie-based algorithm. The 20-bit label is split into two
parts; the 16 higher bits are associated to level 1 and the four lower bits are
associated to level 2. The lookup data for each trie-level are stored in a separate
on-chip scratch-pad memory. If due to the collision in the table entry the first-
level lookup is not successful, the second-level lookup memory is used. Like
IP header processor, QoS counter requires six accesses to memories, including
three read accesses and three write accesses. We used 64-byte packets with
random numbers of tags between one and four as the test inputs for MPLS
header processor.
6.4.1 Base micro-architecture
The Gorilla++ composition code of the MPLS header processor is
shown in Figure 6.8. The corresponding base micro-architecture is shown
in Figure 6.9. The MPLS engine is connected to eight scratch-pad memories
for the four lookup onloaded functions. The second-level lookup and QoS
counter uses off-chip QDR memories. Similar to IPv4/IPv6 header processor,
each off-chip QDR memory is modeled as three scratch-pad memories. The on-
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class Top extends gComponent with include {
val mplsEngine = Engine("mplsEngine.c")
val mems = for (i <- 0 until 8) {
yield spMem(height=1024, width=32, "MemInitialConent" + i)
} ++ for (i <- 9 until 11) {
yield spMemRW(height=1024, width=64, "MemInitialConent" + i)
}
val qdr1Mem = mems.slice(0, 1)
val qdr2Mem = mems.slice(2, 3)
val qdr3Mem = mems.slice(4, 5)
val qdr4Mem = mems.slice(6, 7)
val qdr5Mem = mems(8)
val memOffloads = ArrayBuffer((qdr1Mem(0), "lookup1Mem1"),
(qdr1Mem(1), "lookup1Mem2"), (qdr2Mem(0), "lookup2Mem1"),
(qdr2Mem(1), "lookup2Mem2"), (qdr3Mem(0), "lookup2Mem1"),
(qdr3Mem(2), "lookup3Mem2"), (qdr4Mem(0), "looku4Mem1"),
(qdr4Mem(1), "lookup4Mem2"), (qdr5Mem, "secondLevelLookupMem"),
(qdr4Mem(0), "qosMem1"), (qdr4Mem(1), "qosMem2"),
(qdr4Mem(2), "qosMem2"))
val result = Offload(mplsEngine, memOffloads)
}
Figure 6.8: Composition code for an MPLS header processor.
chip scratch-pad memory for the second-level lookup has 1,024 entries. Each
entry is associated with 1,024 consequent entries in the actual QDR memory.
We use a synthetic lookup table and a test input traffic that does not cause
any misses in the simplified second-level lookup.
6.4.2 Refined micro-architecture
Gorilla++ refines the base micro-architecture of the MPLS header pro-
cessor in 20 iterations. The refined micro-architecture consists of 11 replicated
MPLS engines. Each engine has five execution threads. The engines are
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Figure 6.9: MPLS header processor base micro-architecture.
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Figure 6.11: DSE of the MPLS header processor (i) HC:hill climbing, (ii)
SA:simulated annealing, and (iii) GR:Gorilla++ refinement algorithm.
connected to pipelined and oﬄoaded level-1 lookups. The engines are also
connected to a pipelined and oﬄoaded QoS counter as well as the level-2
lookup memory.
The parameters of the manually parameterized version of the compo-
sition code are shown in Table 6.4. The result of exploring the design space
using generic optimization algorithms as well as the Gorilla++ rule-based DSE
is shown in Figure 6.11. Also, Table 6.5 shows the FPGA resources, clock
frequency, and performance of the generated accelerators.
Unlike the IPv4/IPv6 header processor, hill climbing generates lower
area than Gorilla++. This is due to the fact that MPLS lookups are simpler
and therefore require a small area. Therefore, oﬄoading them generates more
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Table 6.4: Parameters in the manually parameterized MPLS header processor
Parameter Type Range Initial value
MPLS lookup1 oﬄoad type oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
MPLS lookup2 oﬄoad type oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
MPLS lookup3 oﬄoad type oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
MPLS lookup4 oﬄoad type oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
QoS counter oﬄoad type oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
Number of MPLS engine
threads
numeric 1-8 1
Number of MPLS engines numeric 1-16 1
overhead associated with a separate, stand-alone engine infrastructure than
the area saving associated to sharing the core lookup logic.5 While simulated
annealing keeps all the lookups as onloaded functions, the hill climbing oﬄoads
two of the lookups.
5Currently, the refinement algorithm assumes that pipe-oﬄoading is always result in
a lower area that a non-oﬄoaded version. Therefore, its criteria is solely checks if this
refinement provides the desired performance. A more accurate criteria that contains an
area model for evaluating the effectiveness of the pipe-oﬄoading can resolve this problem.
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Table 6.5: Area resources, clock period, and performance of generated MPLS
header processor using different DSE algorithms
DSE algo-
rithm
LUTs Regs DSPs Clock
period
(ns)
Performance
(Million
packets per
second)
Generated configuration
Gorilla++
rule-based
refinement
56,884 61,564 0 7.9 59 11 MPLS engines each with
six threads, pipelined and
oﬄoaded lookup1, lookup2,
lookup3, lookup4, and QoS
counter
Hill climb-
ing
38,432 52,341 0 7.6 61 14 MPLS engines each with
four threads, onloaded
lookup1 and lookup2,
pipelined and oﬄoaded
lookup3, lookup4, and QoS
counter
Simulated
annealing
42,873 57,198 0 7.7 65 18 MPLS engines each with
three threads, onloaded
lookup1 and lookup2,
lookup3, and lookup4,
pipelined and oﬄoaded
QoS counter
6.5 Parallel K-means
K-means is an iterative data-mining algorithm for clustering n points
in d dimensional Euclidean space into k clusters. Each cluster at any given
iteration of the algorithm has a corresponding centroid. Initial centroids can
be determined randomly.
In each iteration, (i) for a given point, the closest centroid is found and
the point is associated to the corresponding cluster and (ii) new centroids are
calculated by averaging the points in each cluster. The new centroids are used
as the inputs to the next iteration of the algorithm. The algorithm finishes
when the association of points to clusters is not changed across iterations or
the maximum number of iterations is reached.
K-means is often executed for a large number of points (n is a big
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Figure 6.12: Processing steps for the K-means accelerator.
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number). K-means can be parallelized to improve the throughput of clustering
the points and consequently to reduce the execution time of each iteration.
One parallelize solution to run K-means on multiple processors is to copy the
centroids to each processor and also to have an array of partial sum-of-points
(SOP) values in each processor [42] (one array entry for each centroid). In
this solution, we can (i) assign a point to an arbitrary processor, (ii) find the
closest centroid to the point, and (ii) add the point’s coordinates values to the
SOP entry. After all points are clustered, a reduction phase generates the new
centroids from the partial SOP arrays from different processors.
Figure 6.12 shows the processing steps of a kEngine, an engine that is
acting similarly to one of the processors in the above parallel K-means algo-
rithm. The engine has three computation phases: (i) initialize, (ii) calculate,
(iii) report. The first and third phases are for collecting the old centroids
from input and sending the SOPs to the output respectively. In the second
phase, when a new point is received, the engine iterates over all centroids and
calculates the distance between the point and the centroid. If the centroid
is the closest centroid to the point, the distance to the centroid and the id
of the centroid are saved. After visiting all centroids, the engine updates the
corresponding SOP entry. Also, the corresponding number of points that are
associated with the centroid is updated. The engine is ready to receive and
cluster a new point at this stage. Our experiments are based on clustering
3-dimensional double-precision points into 20 clusters.
6.5.1 Base micro-architecture
Figure 6.13 shows the composition code for the K-means accelerators.
kePlus includes the kEngine, centroid memory, SOP memory, and cluster
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counts memory. A map-reduced, replicated composition is used to parallelize
the accelerator by having multiple instances of the kePlus. We specified the
user-defined mapper and user-defined reducer function for the map-reduced
replication. The mapper broadcasts the incoming centroids to the kEngines
in the first phase of the algorithm. However, it sends an incoming point to
only to one of the kEngines in the second phase. In the second phase, the
clustering of points is done. The kEngines use a lock component, kLock,
to ensure mutual exclusion when updating the shared scratch-pad memories
(SOP memory and cluster counts memory) by multiple kEngine threads or
multiple kEngines. After points are clustered during the second phase, during
the third phase of the computation, the kEngines send their SOP and cluster
counts values to the reducer component. The reducer aggregates all SOP
values and cluster counts in its own local memories and generates the new set
of centroids.
6.5.2 Refined micro-architecture
Gorilla++ refines the micro-architecture of the K-means accelerator
in nine iterations. The refined micro-architecture contains four kePluses,
each with one keEngine. Each kEngines has three threads. The micro-
architecture contains two pipelined distance calculators. Each distance calcu-
lator is shared by two kePluses.
The parameters of the manually parameterized version of the compo-
sition code are shown in Table 6.6. The result of exploring the design space
using generic optimization algorithms as well as Gorilla++ rule-based DSE is
shown in Figure 6.16. Also, Table 6.7 shows the FPGA resources, clock fre-
quency, and performance of the generated accelerators. Hill climbing uses Four
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class Top extends Component with include {
val add = fpAdder()
val mul = fpMultiplier()
val div = fpDivider()
val sqrt = fpSqrt()
val centroidsMem = spMem(height = NUM_OF_CENTROIDS,
width=192);
val SOPMem = spMem(height = NUM_OF_CENTROIDS,
width = 192);
val clusterCountsMem = spMem(height = NUM_OF_CENTROIDS,
width = 32);
val kEngine = Engine("kEngine.c")
val kMapper = Engine("kMapper.c")
val kReducer = Engine("KReduce.c")
val kePlus = Offload(kEngine,
ArrayBuffer((centroidsMem, "centroidsMem"),
(SOPMem, "SOPMem"),
(clusterCountsMem, "clusterCountesMem"),
(mul, "mul"), (add, "add"), (sqrt, "sqrt"))
val krPlus = Offload(kReducer,
ArrayBuffer((SOPMem, "SOPMem"),
(clusterCountsMem, "clusterCountsMem"),
(div, "div", (add, "add)))
val result = Replicate(kePlus, NUM_OF_KEPLUSES,
distributor = kMapper,
aggregator = krPlus)
}
Figure 6.13: Gorilla++ composition code for a K-means accelerator.
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Figure 6.14: K-means accelerator base micro-architecture.
Table 6.6: Parameters in the manually parameterized K-means accelerator
Parameter Type Range Initial value
Distance calculator oﬄoad
type
oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
Distance calculator sharing
factor
sharing fac-
tor
1-4 1
Number of kEngine threads numeric 1-8 1
Number of kEngines numeric 1-8 1
Number of kePlus compo-
nents
numeric 1-8 1
kePluses, each with three kEngines. Each KEngine has two threads. Sim-
ulated annealing uses six kePluses each with one kEngine. Each kEngine
has two threads.
117
D
is
tr
ib
u
to
r Onloaded function
Execution thread
Offload connection
Input/output connection
Infrastructure component
kEngine
Distance calculator
Clusters 
counts 
memory
Aggregated 
distances 
memory
Centroids 
memory
kEngine
Distance calculator
Clusters 
counts 
memory
Aggregated 
distances 
memory
Centroids 
memory
kEngine
Distance calculator
Clusters 
c unts 
memory
Aggr gated 
distances 
memory
Centroids 
memory
kEngine
Cluster 
counts 
memory
SOP 
memory
Centroids 
memory
Arbiter/distributer
kLock
Distance 
calculator
Distance 
calculator
C
en
tr
o
id
 r
ed
u
ce
r
SOP 
memory
Cluster 
counts 
memory
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Figure 6.16: DSE of the K-means accelerator using (i) HC:hill climbing, (ii)
SA:simulated annealing, and (iii) GR:Gorilla++ refinement algorithm.
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Table 6.7: Area resources, clock period, and performance of generated K-means
accelerator using different DSE algorithms.
DSE algo-
rithm
LUTs Regs DSPs Clock
period
(ns)
Performance
(Million
points per
second)
Generated configuration
Gorilla++
rule-based
refinement
37,852 45,252 99 7.5 0.66 Four kePluses, one kEngine
with three threads,
pipelined and oﬄoaded
distance calculator, dis-
tance calculator sharing
factor: two
Hill climb-
ing
77,738 85,325 99 7.7 0.66 Four kePluses, three
kEngines with two threads,
pipelined and oﬄoaded dis-
tance calculator, distance
calculator sharing factor:
two
Simulated
annealing
35,654 44,765 99 7.5 0.66 Six kePluses, one kEngine
with two threads, pipelined
and oﬄoaded distance cal-
culator, distance calculator
sharing factor: two
6.6 Parallel PageRank
PageRank is an iterative algorithm that is used to determine the popu-
larity of a web page on the Internet. This is done by calculating the probability
of referring to the page on a given random access. The pages that are refer-
enced more from other pages are considered higher in rank. In each iteration,
the algorithm goes through each page and distributes the current rank of the
page evenly across all referenced pages in form of new updates. At the end of
the iteration, all updates from referencing pages are summed up to form the
new rank value for the referenced page. Figure 6.20 shows the composition
code for the PageRank accelerator.
Figure 6.19 shows the layout of the PageRank data structure we used in
our implementation. The data structure consists of four arrays. The first array
contains the page information, including the number of links, as well as the
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pointer to the first and last outgoing links from the page to other pages. The
second array contains the link pointers. The third and fourth arrays contain
two versions of the rank information for each page. At any iteration of the
algorithm, one of the two arrays is used as the old ranks and the other one is
used as the new ranks. At the end of the iteration, the role of the two ranks
arrays are switched.
One way to parallelize the PageRank [42] is to divide the pages between
different processors. Each processor is responsible (i) to propagate the updates
from its own pages to the other pages and (ii) to receive and apply the updates
from other pages to its own pages. This can be done by splitting the job of each
processor to two independent tasks (i) the update generator and (ii) the update
writer. The update generator works with the old instance of the rank values
while the update writer works with the new instance of the rank values. The
instances are swapped after finishing each iteration. In our implementation,
we used pages with random fan-out between 1 and 15 and double-precision
rank values to test the PageRank accelerator.
6.6.1 Base micro-architecture
Inspired by the above parallelization method, the micro-architecture of
the PageRank accelerator consists of two chained components, the update
generator and the update writer. The update generator walks through
the pages in the memory, and for each page, (i) finds its outgoing links and (ii)
generates the contribution of the rank update values from the page. Both of
these components are connected to global DRAM through two private caches
in order to access PageRank data structure. The caches are flushed after each
iteration of the PageRank algorithm – ensuring that the old and new rank
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Figure 6.19: PageRank data structure.
values are read from the DRAM at the next iteration. The update writer
uses a lock engine, uwLock, to make sure that the rank values are updated
atomically.
6.6.2 Refined micro-architecture
Gorilla++ refines the micro-architecture of the PageRank accelerator
in 21 iterations. The refined micro-architecture contains two update gen-
erators, each with seven threads, and two update writers, each with six
threads. The update calculator is oﬄoaded and pipelined. The caches use
5 threads to improve memory-level parallelism.
The parameters of the manually parameterized version of the compo-
sition code are shown in Table 6.8. The result of exploring the design space
using generic optimization algorithms as well as the Gorilla++ rule-based DSE
is shown in Figure 6.23. Also, Table 6.9 shows the FPGA resources, clock
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class Top extends Component with include {
val ug = Engine("updateGenerator.c")
val uw = Engine("updateWriter.c")
val cache =
Cache(height=1024, lineSize=128, tagSize=20, threads=1)
val uwLock = lock(numOfLocks = 1000)
val add = FPDPAdder()
val div = FPDPDivider()
val ugPlus = Offload(Offload(ug, div, "div"),
(cache, "mem"))
val uwPlus = Offload(uw, ArrayBuffer((uwLock, "lock",
(adder, "adder"), (cache, "mem"))
val result = Offload(Chain(ugPlus, uwPlus),
(DRAM, "dram"))
}
Figure 6.20: Gorilla++ composition code for a PageRank accelerator.
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Figure 6.21: The base micro-architecture of the PageRank accelerator.
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Figure 6.22: The refined micro-architecture of the PageRank acceleration.
frequency, and performance of the generated accelerators. Hill climbing uses
more replication than multi-threading comparing to Gorilla++. Simulated
annealing uses multi-threading more than hill climbing.
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Figure 6.23: DSE of the PageRank accelerator using (i) HC:hill climbing, (ii)
SA:simulated annealing, and (iii) GR:Gorilla++ refinement algorithm.
Table 6.8: Parameters in the manually parameterized PageRank accelerator
Parameter Type Range Initial value
Update calculator oﬄoad
type
oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
Update accumulator of-
fload type
oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
Floating point adder shar-
ing factor
sharing fac-
tor
1-4 1
Number of update genera-
tor threads
numeric 1-8 1
Number of update genera-
tor engines
numeric 1-8 1
Number of update writer
threads
numeric 1-8 1
Number of update writer
engines
numeric 1-8 1
Number of cache threads numeric 1-8 1
125
Table 6.9: Area resources, clock period, and performance of generated PageRank
accelerator using different DSE algorithms
DSE algo-
rithm
LUTs Regs DSPs Clock
period
(ns)
Performance
(Million
pages per
second)
Generated configuration
Gorilla++
rule-based
refinement
18,813 17,872 22 10.99 0.031 Two update generators
each with six threads, two
update writers each with
seven threads, pipelined
and oﬄoaded update cal-
culator, onloaded update
accumulator, adder sharing
factor: two, number of
cache threads: five
Hill climb-
ing
19,169 18,078 22 11.1 0.028 Three update generators
each with four threads,
three update writers each
with four threads, on-
loaded update calculator,
onloaded update accumu-
lator, adder sharing fac-
tor: two, number of cache
threads: five
Simulated
annealing
20,245 18,960 22 10.99 0.031 Three update generators
each with four threads, two
update writers each with
seven threads, pipelined
and oﬄoaded update cal-
culator, onloaded update
accumulator, adder shar-
ing factor: two, number of
cache threads: five
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6.7 Memcached
Memcached [60] is an open source key-value system for in-memory ob-
jects which is often used as an application-level cache for conventional data-
repository systems [62]. Distributed Memcached clients use a consistent hash-
ing scheme to find the home server of an object of interest. The server caches
frequently requested objects in a hash table and uses its own hash function to
find the object. Memcached has a number of commands for manipulating the
objects (e.g., get, set, delete, etc.) with a nearly 30-to-1 ratio of get to other
types of requests in real workloads [3].
We proposed a technique [50] to slice the Memcached application into
a fast-path to handle frequently used get commands and a slow-path to han-
dle the other commands. The fast-path was implemented on an FPGA and
the slow-path was implemented on general-purpose cores. The Memcached
fast-path is used as one of the Gorilla++ case studies. The white boxes in
Figure 6.24 show the processing steps of the accelerator. The accelerator re-
ceives the request packets, parses them, and determines if they belong to the
fast-path. If so, the accelerator finds the corresponding item in the global
hash data structure in the memory and sends the item data back to the client.
Lastly the fast-path performs necessary clean-up to finish the processing of the
request.
6.7.1 Base micro-architecture
Figure 6.26 shows the composition code for the Memcached accelerator
and Figure 6.27 shows the corresponding base micro-architecture. The process-
ing of incoming requests is done by mcfpEngine. The mcfpEngine accesses
the hash table data structure through a cache and uses a lock, mclock, to
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Figure 6.24: High-level flow-chart of Memcached server application. The white
boxes form the Memcached fast-path, which is implemented as an accelerator.
provide mutual exclusion when accessing an item.
Figure 6.25 shows the layout of a Memcached data structure. The
Memcached items are accessible through a hash structure. A hash function is
used to find the item’s bucket, which contains a link-list of the items with the
same hash value. Each item contains several meta data, as well as the actual
data associated with the item.
Each item is also accessible through a slab allocation data structure,
which is a user-level memory allocation and garbage collection mechanism.
Different item sizes belong to different slab allocation classes. Upon accessing
an item, the item is moved to the head of a least-recently-used (LRU) list which
is used by the slab allocator for evicting the items. To test the Memcached,
we populated a software-based Memcached with one million 64-byte items and
then used the contents of the memory as the function model of the DRAM in
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Table 6.10: Parameters in the manually parameterized Memcached fast-path ac-
celerator
Parameter Type Range Initial value
Hash function oﬄoad type oﬄoad type onloaded, oﬄoaded, pipeOﬄoaded onloaded
Number of MCFPEngine
threads
numeric 1-8 1
Number of MCFPEngines numeric 1-8 1
number of cache threads numeric 1-8 1
our simulation.
6.7.2 Refined micro-architecture
Gorilla++ refines the micro-architecture of the fast-path Memcached
accelerator in 11 iterations. The refined micro-architecture contains five mcf-
pEngines, each with three threads. The hash function is pipelined and of-
floaded. Two hash functions are used in the generated micro-architecture,
each shared by three mcfpEngines. The cache uses five threads to improve
memory-level parallelism.
The parameters of manually parameterized version of the composition
code is shown in Table 6.10. The result of exploring the design space us-
ing generic optimization algorithms as well as Gorilla++ rule-based DSE are
shown in Figure 6.29. Also, Table 6.11 shows the FPGA resources, clock
frequency, and performance of the generated accelerators. Hill climbing uses
more threads in mcfpEngines than Gorilla++. Simulated annealing uses
more engines and fewer number of threads – resulting in higher overall area.
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Figure 6.25: Memcached data structure. next and prev are pointers for LRU-
list. h next is the pointer to the next item in the hash-table link-list. time is the
last time an item is accessed. exptime is the time that an item should be expired.
nbytes is the size of the data associated with the item. refcount is the number
of concurrent threads that are currently working with the item. slabs clsid is the
slab class id associated with the item. nkey is the size of the item’s key.
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class Top extends Component with include {
val mcfpe = Engine("mcfpEngine.c")
val cache =
Cache(height=1024, lineSize=128, tagSize=20, threads=1)
val mem = Offload(cache, DRAM)
val mcLock = lock(numOfLocks=1000)
val result = Offload(mcpe,ArrayBuffer(mem, mcLock))
}
Figure 6.26: Gorilla++ composition code for a Memcached fast-path accelerator.
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Figure 6.27: The base micro-architecture of the Memcached fast-path accelerator.
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Figure 6.28: The refined micro-architecture of the Memcached fast-path acceler-
ator.
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Figure 6.29: DSE of the Memcached fast-path accelerator using (i) HC:hill climb-
ing, (ii) SA:simulated annealing, and (iii) GR:Gorilla++ refinement algorithm.
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Table 6.11: Area resources, clock period, and performance of Memcached fast-path
accelerator using different DSE algorithms
DSE algo-
rithm
LUTs Regs DSPs Clock
period
(ns)
Performance
(Million
Gets per
second)
Generated configuration
Gorilla++
rule-based
refinement
37,698 28,748 0 9.5 3.5 Five mcfpEngines each
with three threads, of-
floaded hash function with
replication factor of three,
number of cache threads:
five
Hill climb-
ing
54,587 40,921 0 10 3.2 Five mcfpEngines each
with five threads, oﬄoaded
hash function with replica-
tion factor of three, number
of cache threads: six
Simulated
annealing
38,765 29,187 0 9 3.11 Seven mcfpEngines each
with two threads, oﬄoaded
hash function with replica-
tion factor of two, number
of cache threads: five
6.8 Gorilla++ language vs. Chisel
For the benchmark applications presented in this section, Gorilla++
descriptions have on average 3.9x less LoC comparing to the generated Chisel
(Table 6.1). Through inspecting the generated Chisel code, we found the qual-
ity of the generated code close to the quality of a hand-written code. Note that
the Gorilla++ programming model consists of C-kernels and regulated com-
position constructs – making it attractive for programmers with less hardware
experience.
6.9 Compiler optimization results
Replication and pipelining are two refinements that are not specific to
Gorilla++. Although for a smaller class of applications, Cong et al., among
others, studied these refinements [20] for synchronous dataflow HLS. Since
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Figure 6.30: The impact of major Gorilla++-specific refinements on the area of
the generated accelerators.
Gorilla++ uses oﬄoad interfaces as a first order construct in the execution
model and language, the refinements associated with the oﬄoading are specific
to Gorilla++.6 These refinements include multi-threading, oﬄoading, pipe-
oﬄoading, thread removal, and oﬄoad-sharing. We should also note that
both replication and pipelining are more sophisticated than their SDF-based
equivalents, since they support components with oﬄoad interfaces.
Figure 6.30 shows the effect of these refinements on the area of gener-
ated accelerators. These effects are measured by first determining the area7
of a Gorilla++-refined accelerator when all the refinements except replication
is inactive. Then, each refinement is activated and the corresponding area
is measured. Last, the accelerator area when all Gorilla++ refinements are
active is measured. Since when multi-threading or pipe-oﬄoading is inactive,
6As discussed in Chapter 4, other researchers are also supported multi-threading in HLS
but there are differences between Gorilla++ and their work.
7The area is the sum of LUT utilization and DSP utilization.
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Figure 6.31: The impact of the thread removal refinement on the area of the
generated accelerators.
replication can still improve the throughput, in all these scenarios, the same
throughput, albeit with different area, is achieved. The aggregated area sav-
ing when all these three refinements are active is less than the sum of their
individual savings. This is because the resources that these refinements are
sharing are not completely disjoint. For example, pipe-oﬄoading is a hybrid
refinement that combines (i) multi-threading, (ii) oﬄoading, and (iii) pipelin-
ing refinements. Therefore, when measuring the area saving of pipe-oﬄoading
and multi-threading in isolation, part of the area saving is the result of sharing
the same resources in the design. Similarly, although oﬄoad-sharing share the
oﬄoaded resources, however, multi-threading can share the same resources
inside an engine and achieve part of the same benefit. There are however
resource sharing that is done only by each one of these refinements and not
covered by the two others.
Figure 6.31 demonstrates the effect of thread removal when it is ac-
tivated along multi-threading refinement. Note that when multi-threading is
not active, thread removal cannot be done. Only two of the benchmarks bene-
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Figure 6.32: The impact of the pipe-oﬄoading, pipelining, and oﬄoading on the
area of the generated accelerators.
fit from the thread removal refinement. In both of these cases, the refinement
process first uses multi-threading while the oﬄoad rate is still high. After
applying multi-threading refinements, the oﬄoad rate drops and the refine-
ment process turns into the use of the replication refinement. At this stage,
the components require more compute resources rather than more contexts to
tolerate the oﬄoad latencies. However, when replication is used, part of the
original performance improvement benefit, associated to the multi-threading
refinement, is exploited using the replicating refinement and consequently the
thread utilization drops. In this case, thread removal removes under-utilized
threads and saves area. Unlike thread removal, the component removal re-
finement was not activated in any of the Gorilla++ benchmark applications
explored in this thesis. However, in order to be able to reverse the effect of
replication in general, when the base micro-architecture has a component with
a high replication factor, we keep it in the refinement set of Gorilla++.
Figure 6.32 shows the area saving for the cases that either oﬄoading or
pipe-oﬄoading is active as well as the case that both oﬄoading and pipelining
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are active. Pipe-oﬄoading is more effective than oﬄoading (except one case),
since a pipelined and oﬄoaded component has higher throughput. This is
important because later in the refinement process, replication might improve
the throughput of other components and put more demand on the oﬄoaded
components. When both oﬄoading and pipelining are active, their combined
benefit is different than the benefit of pipe-oﬄoading (as a single combined
refinement). There are cases in IPv4/IPv6 router and MPLS switch that pipe-
oﬄoading as a combined refinement is activated but neither the pipelining nor
the oﬄoading is activated. This is because in these benchmarks oﬄoading does
not provide enough performance improvement to justify the area overhead.
However, pipe-oﬄoading provides a higher performance benefit. The onloading
refinement is not activated in any of the benchmark applications. However,
in order to be able to reverse the effect of the oﬄoading in general, when two
under-utilized engines have oﬄoaded relationship, we keep it in the refinement
set of Gorilla++.
6.10 DSE results
Figure 6.33 shows the summary of the DSE results in terms of number of
DSE iterations as well as the reverse QoR (1/utility). On average, Gorilla++
has 3.4x fewer iterations than hill climbing, while generating a hardware with
9% higher utility. Also, on average, Gorilla++ has 6x fewer iterations than
simulated annealing, while generating a hardware with 1% lower utility.
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Figure 6.33: Summary of comparisons between (i) HC:hill climbing, (ii)
SA:simulated annealing, and (iii) GR:Gorilla++ refinement algorithm.
6.11 Comparison to low-level design methodologies
In this section, we compare three hardware designs generated using Go-
rilla++ to the manually-crafted designs using low-level hardware description
languages. The details of this comparison are presented in table 6.12.
The first design is a non-blocking cache that is part of the open-
source LEAP project [89]. The cache is implemented using Bluespec Sys-
temVerilog [8]. The corresponding Verilog model is generated using Bluespec
compiler. We implemented a non-blocking cache with the same configura-
tion (direct-mapped, 1024 cache lines, each has a single 32-bits word) in Go-
rilla++. The Gorilla++ DSE uses four threads to achieve 0.085 random mem-
ory operations/sec which is the closest performance that is higher than LEAP
cache’s performance. The LEAP cache achieves 0.082 random memory oper-
ations/sec. In both of these cases, we used DRAM memory model described
in Section 6.2.2. The generated hardware by Gorilla++ has 26% higher area
than the equivalent LEAP cache. This is due to the fact that the non-blocking
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Table 6.12: Comparing the area of Gorilla++-generated designs with manually-
crafted baseline designs. GR: Gorilla++ refinement algorithm, SA: simulated an-
nealing. Gorilla++ area and frequency numbers are reported relative to the baseline
area and frequencies. The area and frequency numbers are from place and route
report.
Maximum frequency Area
Application Performance baseline
(Mhz)
GR
(relative)
SA
(relative)
baseline
(LUTs)
GR
(relative)
SA
(relative)
Non-
blocking
cache
0.082
million
random
reads / sec
160 0.75 0.75 2,010 1.26 1.26
IPv4/IPv6
router
100 million
64-bytes
packets /
sec
110 1.18 1.18 75,232 0.92 0.98
MPLS
switch
100 million
64-bytes
packets /
sec
110 0.85 0.95 87,765 1.3 1.05
behavior in the LEAP cache is designed using hand-crafted MSHR (miss sta-
tus holding registers) while Gorilla++ automatically generates non-blocking
behavior using multi-threaded engine template.
As part of Gorilla [51] project, we implemented an IPv4/IPv6 packet
processor and an MPLS switch in Verilog. We implemented the same hard-
ware using Gorilla++ to compare the quality of the hardware generated by
Gorilla++. For IPv4/IPv6 packet processor, Gorilla++ generates a hardware
that has 8% lower area than the equivalent manually-crafted design. We found
that the arbitration/distribution components generated by Chisel is more effi-
cient that the arbiters we used in Verilog design. This highlights the fact that
when higher-level constructs are used, the highly-efficient library components
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can improve the quality of result. However, when low-level design method-
ologies are used, due to the higher complexity of re-using the components,
the designers may tend to implement the components by themselves which
may result in a lower performance. For MPLS switch, Gorilla++ generates a
hardware that has 30% higher area. This is because of the inefficiency in the
Gorilla++ rule-based DSE due to the use of static priorities for selecting the
refinement rules (see Chapter 7).
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Chapter 7
Conclusion and future work
In conclusion, the combination of streaming and shared-memory pro-
gramming models is a natural way to describe many important applications
in networking and big-data domains. When the programming model uses
structured composition and explicit global memory, a major improvement in
productivity using auto-refinements is achievable.
The Gorilla++ compiler can apply micro-architecture refinements in-
cluding multi-threading, pipe-oﬄoading, and oﬄoad-sharing. These refine-
ments improve the area of the generated accelerators by an average of 55%.
The Gorilla++ rule-based DSE is a powerful exploration technique that
iteratively eliminates the bottlenecks and under-utilized resources in the de-
sign. It uses performance counters to detect such inefficiencies. The perfor-
mance counters are automatically injected and managed by the toolset. On
average, the Gorilla++ rule-based DSE uses 3.4x fewer iterations compared to
hill climbing while generating hardware with 9% higher utility and 6x fewer
iterations compared to simulated annealing while generating hardware with
1% lower utility.
In the future, we intend to improve Gorilla++ in various directions.
First, we intend to extend the Gorilla++ language constructs to support more
applications. For example, supporting recursive oﬄoads and supporting ar-
rays of components are two extensions that can improve the generality of the
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language.
Second, we intend to extend the Gorilla++ compiler refinements be-
yond concurrency-related refinements. For example, locality-related refine-
ments can be used to introduce caches into micro-architectures and fine-tune
the cache parameters automatically. Similarly, synchronization-related refine-
ments can be used to introduce hierarchy into lock components and fine-tune
their parameters.
Third, we intend to include an area model in the rule-based DSE to
choose the appropriate rules in a dynamic fashion, rather than the current rule-
selection method which is based on static priorities. In the MPLS benchmark,
for example, Gorilla++ produces hardware with a lower quality than simulated
annealing and hill climbing because of the lack of a dynamic rule selection
model.
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Appendix A
The reference manual of Gorilla++ Engine
language
〈program〉 ::= 〈interface-pragmas〉 〈type-definitions〉 〈variable-definitions〉
〈processing-steps〉
| 〈type-definitions〉
〈interface-definitions〉 ::= 〈input-definition〉 〈output-definition〉
〈oﬄoad-definitions〉
〈input-definition〉 ::= ‘#pragma’ ‘INPUT’ ‘(’ 〈type-ident〉 ‘)’
〈output-definition〉 ::= ‘#pragma’ ‘OUTPUT’ ‘(’ 〈type-ident〉 ‘)’
〈oﬄoad-definitions〉 ::= 〈oﬄoad-definition〉 〈oﬄoad-definitions〉
| 〈oﬄoad-definition〉
〈oﬄoad-definition〉 ::= ‘#pragma‘ ‘OFFLOAD’ ‘(’ 〈type-identifier〉 ‘,’
〈oﬄoad-ident〉 ‘)’
〈variable-definitions〉 ::= 〈variable-definition〉 〈variable-definitions〉
| 〈variable-definitions〉
〈variable-definition〉 ::= 〈type-ident〉 〈variable-list〉
〈varialbe-list〉 ::= 〈variable-id〉 〈variable-list〉
| 〈variable-id〉
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〈processing-steps〉 ::= 〈processing-step〉
| 〈processing-step〉 〈processing-steps〉
〈statement-list〉 ::= 〈statement〉 〈statement-list〉
| 〈statement〉
〈processing-step〉 ::= 〈processing-step-name〉 ‘( )’ ‘{’ 〈variable-definitions〉
〈statement-list〉 〈oﬄoad-statement-list〉 〈statement-list〉 ‘}’
〈statement〉 ::= 〈ident〉 ‘=’ 〈expr〉 ‘;’
| 〈if-else-statement〉
| 〈if-statement〉
| ‘{’ 〈statement-list〉 ‘}’
| 〈emit-finish-statement〉
〈if-statement〉 ::= ‘if’ ‘(’ 〈expr〉 ‘)’ ‘{’ 〈statement-list〉 ‘}’
〈if-else-statement〉 ::= if-statement ‘else‘ ‘{’ 〈statement-list〉 ‘}’
〈oﬄoad-statement-list〉 ::= 〈oﬄoad-statement〉 〈oﬄoad-statement-list〉
| 〈oﬄoad-statement〉
〈expr〉 ::= 〈ident〉 〈binary-operator〉 〈expr〉
| 〈ident〉
| 〈cast-prefix 〉 〈expr〉
| 〈ident〉 〈field-expression〉
〈cast-prefix 〉 ::= ‘(’ 〈type-identifier〉 ’)’
〈field-expression〉 ::= ‘.’ 〈ident〉
| ‘.’ 〈ident〉 〈field-expression〉
〈oﬄoad-statement〉 ::= 〈ident〉 ‘=‘ <offload-ident> ‘(’ 〈expr〉 ‘)’ ‘;’
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〈emit-finish-statement〉 ::= ‘finish’ ‘(’ ‘)’ ‘;’
| ‘emit’ ‘(’ (〈processing-step-name〉)? ‘)’
| ‘finishNoEmit’ ‘(’ ‘)’‘;’
〈type-definitions〉 ::= 〈type-definition〉 〈type-definitions〉
| 〈type-definition〉
〈type-definition〉 ::= ‘typedef’ 〈type-id-new〉 〈type-id-old〉
| ‘typedef’ ‘struct’ ‘{’ 〈variable-definitions〉 ‘}’ 〈bundle-type-id〉 ‘;’
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